A 5 V-only 0.6 mu m flash EEPROM with row decoder scheme in triple-well structure
暂无分享,去创建一个
S. Yamada | Sumio Tanaka | Akira Umezawa | Masao Kuriyama | Hironori Banba | Masamitsu Oshikiri | Kenichi Imamiya | Shigeru Atsumi | Kiyomi Naruke | Etsushi Obi | Tomoko Suzuki | Makoto Wada | S. Yamada | T. Suzuki | M. Oshikiri | E. Obi | S. Atsumi | H. Banba | A. Umezawa | M. Wada | K. Naruke | M. Kuriyama | K. Imamiya | S. Tanaka
[1] Y. Iyama,et al. A 62ns 16Mb CMOS EPROM With Address Transition Detection Technique , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[2] S. Haddad,et al. An investigation of erase-mode dependent hole trapping in flash EEPROM memory cell , 1990, IEEE Electron Device Letters.
[3] Shinichi Kobayashi,et al. A New Erasing And Row Decoding Scheme For Low Supply Voltage Operation 16Mb/64Mb Flash EEPROMs , 1991, 1991 Symposium on VLSI Circuits.
[4] M. Holler,et al. A 100ns 256K CMOS EPROM , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.