A 5 V-only 0.6 mu m flash EEPROM with row decoder scheme in triple-well structure

An experimental 4-Mb flash EEPROM realizes 5-V-only operation by introducing a compact row decoder with a triple-well structure. Since the cell-source voltage during erase is only 5 V, high source-junction breakdown voltage is not necessary, making a smaller cell feasible. By optimizing memory cell implant, fast programming is achieved with 5 V drain voltage. A simple stable EEPROM redundancy circuit reduces chip test cost and has minimum effect on chip size compared with a polysilicon redundancy circuit. The chip is packaged in a 48-spin cerdip.<<ETX>>

[1]  Y. Iyama,et al.  A 62ns 16Mb CMOS EPROM With Address Transition Detection Technique , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  S. Haddad,et al.  An investigation of erase-mode dependent hole trapping in flash EEPROM memory cell , 1990, IEEE Electron Device Letters.

[3]  Shinichi Kobayashi,et al.  A New Erasing And Row Decoding Scheme For Low Supply Voltage Operation 16Mb/64Mb Flash EEPROMs , 1991, 1991 Symposium on VLSI Circuits.

[4]  M. Holler,et al.  A 100ns 256K CMOS EPROM , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.