A systolic memory architecture for fast codebook design based on MMPDCL algorithm

Vector quantization with an adaptive codebook is attractive for lossy data compression. During the last few decades, architectures have been proposed to accelerate adaptive codebook design that requires a huge amount of computation. However, they are mainly based on Kohonen competitive learning algorithm or LBG algorithms that have an essential problem, the under-utilization problem. This paper presents a systolic memory architecture for highspeed codebook design based on MMPDCL algorithm not suffering from the under-utilization problem. We modify MMPDCL algorithm to exploit parallelism and implement with simple hardware. Simulation results demonstrated that the modified MMPDCL algorithm can give codebooks with comparable MSEs to the original MMPDCL algorithm.

[1]  Chin-Liang Wang,et al.  A new VLSI architecture for full-search vector quantization , 1996, IEEE Trans. Circuits Syst. Video Technol..

[2]  Michel Verleysen,et al.  Image compression by self-organized Kohonen map , 1998, IEEE Trans. Neural Networks.

[3]  Sethuraman Panchanathan,et al.  A systolic array architecture for image coding using adaptive vector quantization , 1991, IEEE Trans. Circuits Syst. Video Technol..

[4]  Peter R. Cappello,et al.  Systolic architectures for vector quantization , 1988, IEEE Trans. Acoust. Speech Signal Process..

[5]  T. Ohmi,et al.  A parallel vector quantization processor eliminating redundant calculations for real-time motion picture compression , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[6]  Robert M. Gray,et al.  An Algorithm for Vector Quantizer Design , 1980, IEEE Trans. Commun..

[7]  P. A. Ramamoorthy,et al.  Bit-serial VLSI implementation of vector quantizer for real-time image coding , 1989 .

[8]  K. Kotani,et al.  A parallel vector-quantization processor eliminating redundant calculations for real-time motion picture compression , 2000, IEEE Journal of Solid-State Circuits.

[9]  Bhaskar Ramamurthi,et al.  Classified Vector Quantization of Images , 1986, IEEE Trans. Commun..

[10]  Paul Douglas,et al.  Proceedings International Conference on Information Technology: Coding and Computing , 2002, Proceedings. International Conference on Information Technology: Coding and Computing.

[11]  Teuvo Kohonen,et al.  Self-Organization and Associative Memory , 1988 .

[12]  Allen Gersho,et al.  Vector quantization and signal compression , 1991, The Kluwer international series in engineering and computer science.

[13]  Lai-Man Po,et al.  Minimax partial distortion competitive learning for optimal codebook design , 1998, IEEE Trans. Image Process..

[14]  Naonori Ueda,et al.  A new competitive learning approach based on an equidistortion principle for designing optimal vector quantizers , 1994, Neural Networks.

[15]  Paul Ning,et al.  Vector quantization for volume rendering , 1992, VVS.

[16]  Belle W. Y. Wei,et al.  A VLSI architecture for a real-time code book generator and encoder of a vector quantizer , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Allen Gersho,et al.  Asymptotically optimal block quantization , 1979, IEEE Trans. Inf. Theory.