A 100 MHz Ladder FeRAM Design With Capacitance-Coupled-Bitline (CCB) Cell

This paper proposes a new ladder FeRAM ar chitecture with capacitance-coupled-bitline (CCB) cells for high-end embedded applications. The ladder FeRAM architecture short-circuits both electrodes of each ferroelectric capacitor at every standby cycle. This overcomes the fatal disturbance problem inherent to the CCB cell, and halves read/write cycle time by sharing a plateline and its driver with 32 cells in two neighboring ladder blocks. This configuration realizes small 0.35 μm2 cell using a highly reliable ferroelectric capacitor of as large as 0.145 μm2 size, and a highly compatible process with logic-LSI. A slow plateline drive of the CCB cell due to a resistive plateline using an active area is minimized to 2.5 ns by introducing thick M3 shunt-path and distributed M3 platelines. The area penalty of the shunt is 4.7% of an array. A serious bitline-to-bitline coupling noise in edge bitlines up to the noise/signal ratio of 0.38 due to the operation peculiar to FeRAM is eliminated by introducing activated dummy bitlines and their sense amplifiers. The design of 16 cells in a ladder block is optimal for effective cell size, cell signal, and active power dissipation. A new early plateline pull-down read scheme omits "0"-data rewrite operation without read disturbance. A 64 Kb ladder FeRAM with the CCB cells and the early plateline pull-down read scheme achieves a fast random read/write of 10 ns cycle and 8 ns access at 150°C.

[1]  Hideto Hidaka,et al.  Twisted bit-line architectures for multi-megabit DRAMs , 1989 .

[2]  H. Hidaka,et al.  Value creation in SOC/MCU applications by embedded non-volatile memory evolutions , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[3]  Goro Kitsukawa,et al.  A 23-ns 1-Mb BiCMOS DRAM , 1990 .

[4]  S. Natarajan,et al.  A 64-Mb embedded FRAM utilizing a 130-nm 5LM Cu/FSG logic process , 2004, IEEE Journal of Solid-State Circuits.

[5]  S.Y. Lee,et al.  130 nm-technology, 0.25 μm2, 1T1C FRAM cell for SoC (system-on-a-chip)-friendly applications , 2007, 2007 IEEE Symposium on VLSI Technology.

[6]  Y. Itoh,et al.  A 76 mm/sup 2/ 8 Mb chain ferroelectric memory , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  Tohru Ozaki,et al.  A scalable shield-bitline-overdrive technique for 1.3V Chain FeRAM , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[8]  T. Anezaki,et al.  Embedded Flash on 90nm Logic Technology & Beyond for FPGAs , 2007, 2007 IEEE International Electron Devices Meeting.

[9]  T. Nakamura,et al.  A Capacitance-Coupled Bit Line Cell , 1985, IEEE Journal of Solid-State Circuits.

[10]  Daisaburo Takashima,et al.  High-density chain ferroelectric random access memory (chain FRAM) , 1997 .

[11]  Tohru Ozaki,et al.  A 100MHz ladder FeRAM design with capacitance-coupled-bitline (CCB) cell , 2010, 2010 Symposium on VLSI Circuits.

[12]  S. Shiratake,et al.  High-density and high-speed 128Mb chain FeRAM™ with SDRAM-compatible DDR2 interface , 2006, 2009 Symposium on VLSI Technology.

[13]  Shinji Kawai,et al.  An 8kB EEPROM-Emulation DataFLASH Module for Automotive MCU , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.