Modeling and analysis of manufacturing variations
暂无分享,去创建一个
[1] Ryotaro Kamikawai,et al. A Critical Path Delay Check System , 1981, 18th Design Automation Conference.
[2] Doris Schmitt-Landsiedel,et al. The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits , 1996, ISLPED '96.
[3] S.R. Nassif. Within-chip variability analysis , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[4] A. Misaka,et al. A statistical critical dimension control at CMOS cell level , 1996, International Electron Devices Meeting. Technical Digest.
[5] M. D. McKay,et al. A comparison of three methods for selecting values of input variables in the analysis of output from a computer code , 2000 .
[6] Marc Rocchi,et al. Realistic statistical worst-case simulations of VLSI circuits , 1991 .
[7] Alan Mathewson,et al. Relating statistical MOSFET model parameter variabilities to IC manufacturing process fluctuations enabling realistic worst case design , 1994 .
[8] Charles J. Alpert,et al. Buffer insertion with accurate models for gate and interconnect delay , 1999, DAC 1999.
[9] Lawrence T. Pileggi,et al. A Gate-Delay Model for High-Speed CMOS Circuits , 1994, 31st Design Automation Conference.
[10] Robert B. Hitchcock,et al. Timing verification and the timing analysis program , 1988, DAC 1982.