EQUALIZERS FOR HIGH-SPEED SERIAL LINKS

In this tutorial paper we present equalization techniques to mitigate inter-symbol interference (ISI) in high-speed communication links. Both transmit and receive equalizers are analyzed and high-speed circuits implementing them are presented. It is shown that a digital transmit equalizer is the simplest to design, while a continuous-time receive equalizer generally provides better performance. Decision feedback equalizer (DFE) is described and the loop latency problem is addressed. Finally, techniques to set the equalizer parameters adaptively are presented.

[1]  K. Azadet,et al.  A 1-Gb/s joint equalizer and trellis decoder for 1000BASE-T Gigabit Ethernet , 2001, IEEE J. Solid State Circuits.

[2]  V. Stojanovic,et al.  Equalization and clock recovery for a 2.5-10Gb/s 2-PAM/4-PAM backplane transceiver cell , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[3]  Vladimir Stojanovic,et al.  Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[4]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[5]  R. Mactaggart,et al.  A 1.0625 Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[6]  M. Horowitz,et al.  Circuits and techniques for high-resolution measurement of on-chip power supply noise , 2004, IEEE Journal of Solid-State Circuits.

[7]  Gu-Yeon Wei,et al.  An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-/spl mu/m CMOS , 2003 .

[8]  Pavan Kumar Hanumolu,et al.  Analysis of PLL clock jitter in high-speed serial links , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[9]  J.H. Winters,et al.  Techniques for High-Speed Implementation of Nonlinear Cancellation , 1991, IEEE J. Sel. Areas Commun..

[10]  William J. Dally,et al.  Digital systems engineering , 1998 .

[11]  Ali Hajimiri,et al.  IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE A 10Gb/s Data-Dependent Jitter Equalizer , 2004 .

[12]  Paul J. Hurst,et al.  A mixed-signal decision-feedback equalizer that uses a look-ahead architecture , 1997 .

[13]  Deog-Kyoon Jeong,et al.  A 0.18-/spl mu/m CMOS 3.5-gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method , 2004 .

[14]  D. P. Neikirk,et al.  Compact equivalent circuit model for the skin effect , 1996, 1996 IEEE MTT-S International Microwave Symposium Digest.

[15]  W.J. Dally,et al.  Transmitter equalization for 4-Gbps signaling , 1997, IEEE Micro.

[16]  B. Razavi,et al.  10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology , 2003, IEEE J. Solid State Circuits.

[17]  Deog-Kyoon Jeong,et al.  A 2.5-10Gb/s CMOS transceiver with alternating edge sampling phase detection for loop characteristic stabilization , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[18]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[19]  A. Hajimiri,et al.  Data-dependent jitter and crosstalk-induced bounded uncorrelated jitter in copper interconnects , 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535).

[20]  K. Muhammad,et al.  A 550-MSample/s 8-Tap FIR digital filter for magnetic recording read channels , 2000, IEEE Journal of Solid-State Circuits.

[21]  L. E. Thon,et al.  A 240 MHz 8-trap programmable FIR filter for disk-drive read channels , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[22]  Jinwook Kim,et al.  A quad-channel 3.125Gb/s/ch serial-link transceiver with mixed-mode adaptive equalizer in 0.18 /spl mu/m CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[23]  A. Hajimiri,et al.  An active analog delay and the delay reference loop , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[24]  W. Ellersick,et al.  A serial-link transceiver based on 8 GSample/s A/D and D/A converters in 0.25 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[25]  M. Tomlinson.  New automatic equaliser employing modulo arithmetic , 1971 .

[26]  E. Alon,et al.  Adaptive equalization and data recovery in a dual-mode (PAM2/4) serial link transceiver , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[27]  Jacques C. Rudell,et al.  A 50 MHz eight-tap adaptive equalizer for partial-response channels , 1995 .

[28]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[29]  R. Gu,et al.  A 0.5-3.5 Gb/s low-power low-jitter serial data CMOS transceiver , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[30]  A.J. Baker.  An adaptive cable equalizer for serial digital video rates to 400 Mb/s , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[31]  Muneo Fukaishi,et al.  A 0.13-/spl mu/m CMOS 5-Gb/s 10-m 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer , 2003 .

[32]  K. Azadet,et al.  A low power 128-tap digital adaptive equalizer for broadband modems , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[33]  Ali Hajimiri,et al.  Integrated transversal equalizers in high-speed fiber-optic systems , 2003, IEEE J. Solid State Circuits.

[34]  R. Mooney,et al.  Receiver adaptation and system characterization of an 8Gbps source-synchronous I/O link using on-die circuits in 0.13 /spl mu/m CMOS , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[35]  John G. Proakis,et al.  Digital Communications , 1983 .

[36]  J. N. Babanezhad.  A 3.3 V analog adaptive line-equalizer for fast Ethernet data communication , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[37]  D. Inglis,et al.  A gigabit transceiver chip set for UTP CAT-6 cables in digital CMOS technology , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[38]  Hong-June Park,et al.  A 2.2 Gbps CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[39]  H. A. Wheeler.  Formulas for the Skin Effect , 1942, Proceedings of the IRE.

[40]  Jared L. Zerbe,et al.  Transmit Crosstalk Cancellation, Equalization, and Integrating Receivers , 2001 .

[41]  R. Mooney,et al.  8Gb/s differential simultaneous bidirectional link with 4mV 9ps waveform capture diagnostic capability , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[42]  D. C. Schmidt.  Circuit Pack Parameter Estimation Using Rent's Rule , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[43]  Behzad Razavi,et al.  A 125-MHz CMOS mixed-signal equalizer for Gigabit Ethernet on copper wire , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[44]  A. Rylyakov,et al.  A 2.3 GSample/s 10-tap digital FIR filter for magnetic recording read channels , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[45]  T. Lee,et al.  A 0.4-/spl mu/m CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter , 1999 .

[46]  M.-J.E. Lee,et al.  A 90 mW 4 Gb/s equalized I/O circuit with input offset cancellation , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[47]  Keshab K. Parhi.  High-speed architectures for algorithms with quantizer loops , 1990, IEEE International Symposium on Circuits and Systems.

[48]  Kenneth W. Martin,et al.  Continuous-time adaptive-analog coaxial cable equalizer in 0.5 /spl mu/m CMOS , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[49]  K. Azadet,et al.  Low-power equalizer architectures for high speed modems , 1998 .

[50]  T. Lee,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[51]  R. Mooney,et al.  An 8Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation and clock deskew , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[52]  Stephen P. Boyd,et al.  Bandwidth extension in CMOS with optimized on-chip inductors , 2000, IEEE Journal of Solid-State Circuits.

[53]  R. Senthinathan,et al.  0.622-8.0 Gbps 150 mW serial IO macrocell with fully flexible preemphasis and equalization , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[54]  R. R. Spencer,et al.  A low-power 170-MHz discrete-time analog FIR filter , 1998 .

[55]  David Moloney,et al.  Low-power 200-Msps, area-efficient, five-tap programmable FIR filter [in BiCMOS] , 1998 .

[56]  M. Mizuno,et al.  A 0.13-/spl mu/m CMOS 5-Gb/s 10-meter 28 AWG cable transceiver with no-feedback-loop continuous-time post-equalizer , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[57]  Joe Caroselli,et al.  A 4.8-6.4 Gbps serial link for back-plane applications using decision feedback equalization , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[58]  G.T. Uehara,et al.  A 200 MHz 9-tap analog equalizer for magnetic disk read channels in 0.6 /spl mu/m CMOS , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[59]  Michael M. Green,et al.  A BiCMOS 10Gb/s adaptive cable equalizer , 2004 .

[60]  R. Mooney,et al.  An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[61]  M. E. Valkenburg,et al.  Design of Analog Filters , 2001 .