Independent double-gate FinFET SRAM technology

Independent-double-gate (IDG) FinFET SRAM technology has been developed. Vth controllable IDG-FinFET technology enables noise margin enhancement of SRAM cells. The IDG-FinFET is also effective for the reduction of variation effect due to the work function variation (WFV) of the TiN metal-gate.

[1]  Toshihiro Sekigawa,et al.  XMOS Transistor for a 3D-IC , 1985 .

[2]  E. Suzuki,et al.  Investigation of N-Channel Triple-Gate Metal-Oxide-Semiconductor Field-Effect Transistors on (100) Silicon On Insulator Substrate , 2006 .

[3]  E. Suzuki,et al.  Characterization of metal-gate FinFET variability based on measurements and compact model analyses , 2008, 2008 IEEE International Electron Devices Meeting.

[4]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[5]  K. Banerjee,et al.  Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability , 2008, 2008 IEEE International Electron Devices Meeting.

[6]  B. Parvais,et al.  Stochastic Matching Properties of FinFETs , 2006, IEEE Electron Device Letters.

[7]  K. Endo,et al.  Independent-Double-Gate FinFET SRAM for Leakage Current Reduction , 2009, IEEE Electron Device Letters.

[8]  T. Hiramoto,et al.  Analysis of extra VT variability sources in NMOS using Takeuchi plot , 2006, 2009 Symposium on VLSI Technology.

[9]  T. Fukai,et al.  Power-aware 65 nm node CMOS technology using variable V/sub DD/ and back-bias control with reliability consideration for back-bias mode , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[10]  J. Colinge,et al.  Silicon-on-insulator 'gate-all-around device' , 1990, International Technical Digest on Electron Devices.

[11]  A. Mercha,et al.  Variability and technology aware SRAM Product yield maximization , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[12]  K. Ronse,et al.  High yield sub-0.1µm2 6T-SRAM cells, featuring high-k/metal-gate finfet devices, double gate patterning, a novel fin etch strategy, full-field EUV lithography and optimized junction design & layout , 2010, 2010 Symposium on VLSI Technology.

[13]  Hiromi Yamauchi,et al.  Variability Analysis of TiN Metal-Gate FinFETs , 2010, IEEE Electron Device Letters.

[14]  Ching-Te Chuang,et al.  Random Dopant Fluctuation in Limited-Width FinFET Technologies , 2007, IEEE Transactions on Electron Devices.

[15]  K. Endo,et al.  Experimental Evaluation of Effects of Channel Doping on Characteristics of FinFETs , 2007, IEEE Electron Device Letters.

[16]  J. Bokor,et al.  Sensitivity of double-gate and FinFETDevices to process variations , 2003 .

[17]  Chenming Hu,et al.  A folded-channel MOSFET for deep-sub-tenth micron era , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[18]  Jean-Pierre Colinge,et al.  Quantum-wire effects in thin and narrow SOI MOSFETs , 1995, 1995 IEEE International SOI Conference Proceedings.

[19]  K. Maitra,et al.  A 0.063 µm2 FinFET SRAM cell demonstration with conventional lithography using a novel integration scheme with aggressively scaled fin and gate pitch , 2010, 2010 Symposium on VLSI Technology.

[20]  T. Sekigawa,et al.  Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate , 1984 .

[21]  E. Suzuki,et al.  Investigation of the TiN Gate Electrode With Tunable Work Function and Its Application for FinFET Fabrication , 2006, IEEE Transactions on Nanotechnology.

[22]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[23]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[24]  D. Hisamoto,et al.  A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET , 1989, International Technical Digest on Electron Devices Meeting.

[25]  S. Decoutere,et al.  Transient enhanced diffusion of Boron in Si , 2002 .

[26]  H. Ishiuchi,et al.  Embedded Bulk FinFET SRAM Cell Technology with Planar FET Peripheral Circuit for hp32 nm Node and Beyond , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[27]  K. Endo,et al.  Four-Terminal FinFETs Fabricated Using an Etch-Back Gate Separation , 2007, IEEE Transactions on Nanotechnology.

[28]  K. Endo,et al.  Comprehensive analysis of variability sources of FinFET characteristics , 2006, 2009 Symposium on VLSI Technology.

[29]  H. Yamauchi,et al.  A highly threshold Voltage-controllable 4T FinFET with an 8.5-nm-thick Si-fin channel , 2004, IEEE Electron Device Letters.

[31]  E. Suzuki,et al.  Dopant profiling in vertical ultrathin channels of double-gate metal–oxide–semiconductor field-effect transistors by using scanning nonlinear dielectric microscopy , 2004 .

[32]  Meishoku Masahara,et al.  Flex-Pass-Gate SRAM Design for Static Noise Margin Enhancement Using FinFET-Based Technology , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[33]  J. H. Chen,et al.  High performance 22/20nm FinFET CMOS devices with advanced high-K/metal gate scheme , 2010, 2010 International Electron Devices Meeting.

[34]  Hiromi Yamauchi,et al.  Enhancing Noise Margins of Fin-Type Field Effect Transistor Static Random Access Memory Cell by Using Threshold Voltage-Controllable Flexible-Pass-Gates , 2009 .

[35]  E.. Baravelli,et al.  Impact of Line-Edge Roughness on FinFET Matching Performance , 2007, IEEE Transactions on Electron Devices.

[36]  Y. Toyoshima,et al.  Direct evaluation of DC characteristic variability in FinFET SRAM Cell for 32 nm node and beyond , 2007, 2007 IEEE International Electron Devices Meeting.

[37]  A. Toriumi,et al.  In-plane mobility anisotropy and universality under uni-axial strains in nand p-MOS inversion layers on (100), [110], and (111) Si , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[38]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .