An efficient zero length prefix algorithm for H.264 CAVLC decoder on TMS320C64

In this paper, an efficient DSP-based CAVLC decoding design is proposed. CAVLC decoding module takes the lion chair of our decoder execution time due to its complexity. In order to ameliorate CAVLC implementation, two major steps are proposed: First, we take advantage of DSP architecture by organizing its appropriate internal memory buffer to design a suitable CAVLC decoder architecture. Then, a zero length prefix algorithm (ZLP) is proposed to decode the first syntax element in CAVLC, called CoeffToken. This new algorithm permits amelioration in the CAVLC time execution by up to 20% which leads to an increase in the overall decoder speed by 8 fps. The decoder has been tested with different bitstreams. According to these tests, real time decoding can be obtained on a TMS320C6416 platform running at 720MHz.

[1]  S. K. Nandy,et al.  High Performance VLSI Architecture Design for H.264 CAVLC Decoder , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).

[2]  Shau-Yin Tseng,et al.  A Pattern-Search Method for H.264/AVC CAVLC Decoding , 2006, 2006 IEEE International Conference on Multimedia and Expo.

[3]  Klaus Schöffmann,et al.  An Evaluation of Parallelization Concepts for Baseline-Profile Compliant H.264/AVC Decoders , 2007, Euro-Par.

[4]  Nouri Masmoudi,et al.  Optimal DSP-Based Motion Estimation Tools Implementation For H.264/AVC Baseline Encoder , 2007 .

[5]  Iain E. G. Richardson,et al.  H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .

[6]  Jaeseok Kim,et al.  Design of High-Speed CAVLC Decoder Architecture for H.264/AVC , 2008 .

[7]  Thomas Wiegand,et al.  Draft ITU-T recommendation and final draft international standard of joint video specification , 2003 .

[8]  Yong Ho Moon,et al.  An efficient decoding of CAVLC in H.264/AVC video coding standard , 2005, IEEE Trans. Consumer Electron..

[9]  Nouri Masmoudi,et al.  DSP CAVLC implementation and optimization for H.264/AVC baseline encoder , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[10]  N. Malmurugan,et al.  A New Fast Architecture for HD H.264 CAVLC Multi-syntax Decoder and its FPGA Implementation , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).

[11]  Yun He,et al.  A Novel Cost-Effective and Programmable VLSI Architecture of CAVLC Decoder for H.264/AVC , 2008, J. Signal Process. Syst..

[12]  Stamatis Vassiliadis,et al.  Parallel multiple-symbol variable-length decoding , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[13]  Wen-Hsiao Peng,et al.  A Software-Hardware Co-Implementation of MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining , 2005, J. VLSI Signal Process..