Persistent CAD for in-the-field Power Optimization

A major focus within the Integrated Chip (IC) industry is reducing power consumption of devices. In this paper, we explore the idea of persistent CAD algorithms that constantly improve the power consumption of consumer devices that use FPGAs. The idea is that the field-programmability of an FPGA allows updates to be deployed in the field, and as CAD algorithms find optimizations for a design, these optimizations can be deployed into the field. To explore this idea, we have created a persistent placement algorithm for FPGAs using a genetic algorithm. We describe the design of this genetic algorithm, and then use it in an experiment to show the impact on power consumption. Our results for one of the larger MCNC benchmarks, clma, shows that over a 60 minute period better placement solutions are found, but the rate at which these solutions are found decreases quickly.

[1]  Bernhard M. Riess,et al.  SPEED: fast and efficient timing driven placement , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[2]  Lalit M. Patnaik,et al.  An evolutionary approach to timing driven FPGA placement , 2000, ACM Great Lakes Symposium on VLSI.

[3]  Andrew A. Kennings,et al.  Engineering details of a stable force-directed placer , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[4]  Jason Luu,et al.  VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2009, FPGA '09.

[5]  Brian W. Kernighan,et al.  A Procedure for Placement of Standard-Cell VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Wayne Luk,et al.  An energy and power consumption analysis of FPGA routing architectures , 2009, 2009 International Conference on Field-Programmable Technology.

[7]  Meng Yang,et al.  FPGA placement optimization by two-step unified Genetic Algorithm and Simulated Annealing algorithm , 2006 .

[8]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[9]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.