An SRAM Reliability Test Macro for Fully Automated Statistical Measurements of ${\rm V} _{\rm MIN}$ Degradation

Negative bias temperature instability (NBTI) has been considered as a main reliability issue in SRAMs since the threshold voltage degradation of PMOS transistors due to NBTI has raised minimum operating voltage (VMIN) over time. This paper explains an SRAM reliability test macro designed in a 1.2 V, 65 nm CMOS process technology for statistical measurements of VMIN degradation coming from NBTI. An automated test program efficiently collects statistical VMIN data and reduces test time. The proposed test structure enables VMIN degradation measurements for different SRAM failure modes such as the SNM-limited case and the access-time-limited case. The VMIN dependency on initial device mismatch and stored data is also presented. The measured time to cell data flip affected by NBTI shows the similar trend of NBTI following a power-law dependency on stress time.

[1]  A. Carlson.  Mechanism of Increase in SRAM $V_{\min}$ Due to Negative-Bias Temperature Instability , 2007, IEEE Transactions on Device and Materials Reliability.

[2]  Hao-I Yang,et al.  Impacts of NBTI/PBTI and Contact Resistance on Power-Gated SRAM With High-$\kappa$ Metal-Gate Devices , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  C.H. Kim,et al.  Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits , 2007, 2007 IEEE Symposium on VLSI Circuits.

[4]  K. Shiga,et al.  A study of SRAM NBTI by OTF measurement , 2008, 2008 IEEE International Reliability Physics Symposium.

[5]  Xiaojun Li,et al.  SRAM circuit-failure modeling and reliability simulation with SPICE , 2006, IEEE Transactions on Device and Materials Reliability.

[6]  R. Wong,et al.  Impact of NBTI Induced Statistical Variation to SRAM Cell Stability , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[7]  C. Wann,et al.  SRAM cell design for stability methodology , 2005, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[8]  J. Jopling,et al.  Erratic fluctuations of sram cache vmin at the 90nm process technology node , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[9]  Hao-I Yang,et al.  Impacts of NBTI/PBTI on Timing Control Circuits and Degradation Tolerant Design in Nanoscale CMOS SRAM , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  T. Nigam,et al.  SRAM Variability and Supply Voltage Scaling Challenges , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[11]  John Keane,et al.  An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  M. Mendicino,et al.  Realistic Projections of Product Fails from NBTI and TDDB , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[13]  Paulo F. Butzen,et al.  An Array-Based Test Circuit for Fully Automated Gate Dielectric Breakdown Characterization , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  A. Haggag,et al.  Understanding SRAM High-Temperature-Operating-Life NBTI: Statistics and Permanent vs Recoverable Damage , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[15]  Doris Schmitt-Landsiedel,et al.  Impact of fast-recovering NBTI degradation on stability of large-scale SRAM arrays , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[16]  C.H. Yu,et al.  Time Dependent Vccmin Degradation of SRAM Fabricated with High-k Gate Dielectrics , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[17]  Sachin S. Sapatnekar,et al.  Impact of NBTI on SRAM read stability and design for reliability , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[18]  S. Krishnan,et al.  SRAM Cell Static Noise Margin and VMIN Sensitivity to Transistor Degradation , 2006, 2006 International Electron Devices Meeting.

[19]  S. Zafar,et al.  Impact of NBTI and PBTI in SRAM bit-cells: Relative sensitivities and guidelines for application-specific target stability/performance , 2009, 2009 IEEE International Reliability Physics Symposium.

[20]  Kaushik Roy,et al.  Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[21]  Wei Wang,et al.  On-Chip Aging Sensor Circuits for Reliable Nanometer MOSFET Digital Circuits , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  D. Schmitt-Landsiedel,et al.  A 65nm test structure for the analysis of NBTI induced statistical variation in SRAM transistors , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.

[23]  T. Chikyow,et al.  Physical model of BTI, TDDB and SILC in HfO/sub 2/-based high-k gate dielectrics , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[24]  Chris H. Kim,et al.  An SRAM Reliability Test Macro for Fully Automated Statistical Measurements of VMIN Degradation , 2012, IEEE Trans. Circuits Syst. I Regul. Pap..