Design and analysis of a low-swing driver scheme for long interconnects

Abstract Market forces are continually demanding devices with increased functionality/unit area; these demands have been satisfied through aggressive technology scaling which, unfortunately, has impacted adversely on the global interconnect delay subsequently reducing system performance. Line drivers have been used to mitigate the problems with delay; however, these have large power consumption. A solution to reducing the power dissipation of the drivers is to use lower supply voltages. However, by adopting a lower power supply voltage, the performance of the line drivers for global interconnects is impaired unless low-swing signalling techniques are implemented. The paper describes the design of a low-swing signalling scheme which consists of a low-swing driver, called the nLVSD driver which is an improved version of the MJ-driver [1] designed by Juan A. Montiel-Nelson and Jose C. Garcia. Subsequently, both low-swing driver schemes are analysed and compared focusing on their power consumption and performance characteristics, which are the main issues in present day IC design. A comparison between the two driver schemes showed that the nLVSD driver exhibited a 34% improvement regarding power consumption and a 28% improvement in delay when driving a 10 mm length of interconnect. A comparison between the two schemes was also undertaken in the presence of ±3σ Process and Voltage (PV) variations. The analysis indicated that the nLVSD driver scheme was more robust than the MJ-driver with a 33% and 44% improvement with respect to power consumption and delay variations. In order to further improve the robustness of the nLVSD scheme against process variation, the scheme was further analysed to identify which process variables had the most impact on circuit delay and power consumption. For completeness the effects of process variation on interconnect delay and power consumption was also undertaken.

[1]  James Tschanz,et al.  Impact of Parameter Variations on Circuits and Microarchitecture , 2006, IEEE Micro.

[2]  P.A. Beerel,et al.  Low swing signaling using a dynamic diode-connected driver , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[3]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[4]  José C. García,et al.  A direct bootstrapped CMOS large capacitive-load driver circuit , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[5]  Saeid Nooshabadi,et al.  Adaptive Low/High Voltage Swing CMOS Driver for On-Chip Interconnects , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[6]  S. Nooshabadi,et al.  Efficient CMOS driver-receiver pair with low-swing signaling for on-chip interconnects , 2007, 2007 18th European Conference on Circuit Theory and Design.

[7]  Jian Xu,et al.  Driver pre-emphasis techniques for on-chip global buses , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[8]  Saeid Nooshabadi,et al.  Bootstrapped full-swing CMOS driver for low supply voltage operation , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[9]  Suhwan Kim,et al.  A Reduced-Swing Voltage-Mode Driver for Low-Power Multi-Gb/s Transmitters , 2009 .

[10]  Christian Piguet,et al.  Low-Power Electronics Design , 2004 .

[11]  T. Sakurai,et al.  Simple formulas for two- and three-dimensional capacitances , 1983, IEEE Transactions on Electron Devices.

[12]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[13]  Y. Leblebici,et al.  A power-efficient LVDS driver circuit in 0.18-μm CMOS technology , 2007, 2007 Ph.D Research in Microelectronics and Electronics Conference.

[14]  Anurag Mittal,et al.  Nano-CMOS Circuit and Physical Design , 2004 .

[15]  Jason Cong,et al.  An interconnect-centric design flow for nanometer technologies , 2001, Proc. IEEE.

[16]  Hiroaki Misawa,et al.  Data-dependent logic swing internal bus architecture for ultralow-power lsi's. ieee j. solid-state , 1995 .

[17]  George Varghese,et al.  Low-swing on-chip signaling techniques: effectiveness and robustness , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Ramalingam Sridhar,et al.  A low-swing differential signalling scheme for on-chip global interconnects , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[19]  C. Gordon Bell.  Computer Engineering , 1998 .

[20]  N. Ranganathan,et al.  LECTOR: a technique for leakage reduction in CMOS circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.