Analysis of Resistive Open Defects in Drowsy SRAM Cells

New fault behaviors can emerge with the introduction of a drowsy mode to SRAMs. In this work, we show that, in addition to the data-retention faults that can occur during the drowsy mode, open defects in SRAM cells can also result in new fault behaviors when a memory is accessed immediately after wake-up. We first describe these new read-after-drowsy (RAD) fault behaviors and derive their corresponding fault primitives (FPs). Then, we propose a new March test, called March RAD, by inserting drowsy operations to a traditional test algorithm. Finally, the impact of the standby supply voltage on triggering the drowsy faults in SRAM cells is investigated. It is shown that, as the supply voltage is reduced in the drowsy mode to further cut down leakage, open defects with a parasitic resistance as small as 100 K Ω begin to cause faults.

[1]  Kaushik Roy,et al.  A single-Vt low-leakage gated-ground cache for deep submicron , 2003, IEEE J. Solid State Circuits.

[2]  Arnaud Virazel,et al.  Resistive-Open Defects in core cells: Analysis and March Test Solution * , 2004 .

[3]  André Ivanov,et al.  Fast detection of data retention faults and other SRAM cell open defects , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  David Blaauw,et al.  Circuit and microarchitectural techniques for reducing cache leakage power , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Said Hamdioui,et al.  An experimental analysis of spot defects in SRAMs: realistic fault models and tests , 2000, Proceedings of the Ninth Asian Test Symposium.

[6]  G.K. Konstadinidis,et al.  Architecture and Physical Implementation of a Third Generation 65 nm, 16 Core, 32 Thread Chip-Multithreading SPARC Processor , 2009, IEEE Journal of Solid-State Circuits.

[7]  Arnaud Virazel,et al.  Resistive-open defects in embedded-SRAM core cells: analysis and march test solution , 2004, 13th Asian Test Symposium.

[8]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[9]  Jose Pineda de Gyvez,et al.  Weak Cell Detection in Deep-Submicron SRAMs: A Programmable Detection Technique , 2006, IEEE Journal of Solid-State Circuits.

[10]  F. Joel Ferguson,et al.  Cache RAM inductive fault analysis with fab defect modeling , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Arnaud Virazel,et al.  Advanced Test Methods for SRAMs: Effective Solutions for Dynamic Fault Detection in Nanoscaled Technologies , 2009 .

[12]  Pinaki Mazumder,et al.  The impact of bit-line coupling and ground bounce on CMOS SRAM performance , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[13]  Ad J. van de Goor,et al.  Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[14]  S. Kundu,et al.  Test challenges in nanometer technologies , 2000, Proceedings IEEE European Test Workshop.

[15]  Wei Chen,et al.  The 65-nm 16-MB Shared On-Die L3 Cache for the Dual-Core Intel Xeon Processor 7100 Series , 2007, IEEE Journal of Solid-State Circuits.

[16]  Arnaud Virazel,et al.  Analysis of Dynamic Faults in Embedded-SRAMs: Implications for Memory Test , 2005, J. Electron. Test..

[17]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[18]  Jan M. Rabaey,et al.  SRAM leakage suppression by minimizing standby supply voltage , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[19]  Wen-Ben Jone,et al.  Fault Modeling and Detection for Drowsy SRAM Caches , 2006, 2006 IEEE International Test Conference.