Design of Relaxation Digital-to-Analog Converters for Internet of Things Applications in 40nm CMOS
暂无分享,去创建一个
[1] Massimo Alioto,et al. A pW-Power Hz-Range Oscillator Operating With a 0.3–1.8-V Unregulated Supply , 2019, IEEE Journal of Solid-State Circuits.
[2] Paolo Stefano Crovetti,et al. breaking the boundaries between analogue and digital , 2019, Electronics Letters.
[3] Franco Maloberti,et al. Mismatch and parasitics limits in capacitors-based SAR ADCs , 2016, 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS).
[4] Paolo S. Crovetti,et al. All-Digital High Resolution D/A Conversion by Dyadic Digital Pulse Modulation , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Ed van Tuijl,et al. 15.3 A 115dB-DR audio DAC with −61dBFS out-of-band noise , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[6] Francesco Musolino,et al. Relaxation digital-to-analogue converter , 2019 .
[7] Massimo Alioto,et al. Fully Synthesizable Low-Area Digital-to-Analog Converter With Graceful Degradation and Dynamic Power-Resolution Scaling , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Wouter A. Serdijn,et al. Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Successive Approximation ADCs , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] Massimo Alioto,et al. Standard Cell-Based Ultra-Compact DACs in 40-nm CMOS , 2019, IEEE Access.
[10] Zhangming Zhu,et al. A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18- μm CMOS for Medical Implant Devices. , 2015 .