Novel technique for built-in self-test of FPGA interconnects

This paper presents the first BIST approach for testing interconnects of SRAM-based FPGAs using error control coding. The proposed scheme requires a total of six test configurations and has superior multiple fault coverage on wire segment stuck-at, stuck-open and bridging faults, programmable switch stuck on/off faults, and the combinations of these faults in global routing resources.

[1]  Yervant Zorian,et al.  Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..

[2]  Hideo Fujiwara,et al.  A test methodology for interconnect structures of LUT-based FPGAs , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).

[3]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[4]  Fabrizio Lombardi,et al.  Adaptive Fault Detection and Diagnosis of RAM Interconnects , 1999, J. Electron. Test..

[5]  Charles E. Stroud,et al.  Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[6]  Fabrizio Lombardi,et al.  A diagnosis method for interconnects in SRAM based FPGAs , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[7]  Fabrizio Lombardi,et al.  Diagnosing Programmable Interconnect Systems for FPGAs , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[8]  Charles E. Stroud,et al.  Enhanced BIST-based diagnosis of FPGAs via boundary scan access , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[9]  Tong Liu,et al.  Diagnosis of interconnects and FPICs using a structured walking-1 approach , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[10]  Fabrizio Lombardi,et al.  On the diagnosis of programmable interconnect systems: Theory and application , 1996, Proceedings of 14th VLSI Test Symposium.