High-speed energy-efficient 5:2 compressor

Multipliers are important components that dictate the overall arithmetic circuits' performance. The most critical components of multipliers are compressors. In this paper, a new 5:2 compressor architecture based on changing some internal equations is proposed. In addition, using an efficient full-adder (FA) block is considered to have a high-speed compressor. The number of transistors in the proposed design is less than the best existing 5:2 compressor architectures. Three 5:2 compressors are considered for comparison. The proposed architecture is compared with the best existing designs presented in the state-of-the-art literature in terms of power, delay and area. Architectures are simulated in 90-nm CMOS technology under 1 V supply voltage. The simulation results show that the proposed compressor improves power and delay by 24.59% and 18.54% respectively, compared to two of the best existing architectures. In addition, voltage scaling and temperature analysis show that the proposed architecture outperforms the other designs from power-delay product (PDP) point of view in comparison to the aforementioned designs.

[1]  Chip-Hong Chang,et al.  Low voltage, low power (5:2) compressor cell for fast arithmetic circuits , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[2]  Kevin J. Nowka,et al.  A 16-bit/spl times/16-bit MAC design using fast 5:2 compressors , 2000, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors.

[3]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[4]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[5]  Ali Jahanian,et al.  Improved CMOS (4; 2) compressor designs for parallel multipliers , 2012, Comput. Electr. Eng..

[6]  Kevin Nowka,et al.  A 16-Bit by 16-Bit MAC Design Using Fast 5:3 Compressor Cells , 2002, J. VLSI Signal Process..

[7]  Hidetoshi Onodera,et al.  Analysis and comparison of XOR cell structures for low voltage circuit design , 2013, International Symposium on Quality Electronic Design (ISQED).

[8]  Saieed Akbari,et al.  CMOS implementation of a new high speed, glitch-free 5-2 compressor for fast arithmetic operations , 2013, Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2013.

[9]  D. Radhakrishnan,et al.  High performance 5 : 2 compressor architectures , 2006 .

[10]  R. Shende,et al.  Efficient design 2k−1 binary to residue converter , 2012, 2012 International Conference on Devices, Circuits and Systems (ICDCS).

[11]  Omid Kavehei,et al.  A New Design for 7:2 Compressors , 2007, 2007 IEEE/ACS International Conference on Computer Systems and Applications.

[12]  Lingamneni Avinash,et al.  Novel Architectures for High-Speed and Low-Power 3-2, 4-2 and 5-2 Compressors , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[13]  Earl E. Swartzlander,et al.  16-bit × 16-bit MAC design using fast 5:2 compressors , 2000 .

[14]  K.K. Parhi,et al.  Low-power 4-2 and 5-2 compressors , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[15]  Minsu Choi,et al.  A fast low-power modulo 2n+1 multiplier design , 2009, 2009 IEEE Instrumentation and Measurement Technology Conference.

[16]  C. Vinoth,et al.  A novel low power and high speed Wallace tree multiplier for RISC processor , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[17]  Chip-Hong Chang,et al.  Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..