Interaction cost: for when event counts just don't add up
暂无分享,去创建一个
Rastislav Bodík | Mark D. Hill | Chris J. Newburn | Brian A. Fields | R. Bodík | M. Hill | C. Newburn
[1] Rastislav Bodík,et al. Using Interaction Costs for Microarchitectural Bottleneck Analysis , 2003, MICRO.
[2] Sarita V. Adve,et al. The impact of instruction-level parallelism on multiprocessor performance and simulation methodology , 1997, Proceedings Third International Symposium on High-Performance Computer Architecture.
[3] R. Fleischmann,et al. Whole-genome random sequencing and assembly of Haemophilus influenzae Rd. , 1995, Science.
[4] Brad Calder,et al. Quantifying instruction criticality , 2002, Proceedings.International Conference on Parallel Architectures and Compilation Techniques.
[5] Jeffrey Dean,et al. ProfileMe: hardware support for instruction-level profiling on out-of-order processors , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[6] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[7] Rastislav Bodík,et al. Focusing processor policies via critical-path prediction , 2001, Proceedings 28th Annual International Symposium on Computer Architecture.
[8] Rastislav Bodík,et al. Interaction cost and shotgun profiling , 2004, TACO.
[9] Sanjay J. Patel,et al. Improving trace cache effectiveness with branch promotion and trace packing , 1998, Proceedings. 25th Annual International Symposium on Computer Architecture (Cat. No.98CB36235).
[10] Christopher J. Hughes,et al. Joint local and global hardware adaptations for energy , 2002, ASPLOS X.
[11] Yale N. Patt,et al. Improving trace cache effectiveness with branch promotion and trace packing , 1998, ISCA.