A software framework for efficient system-level performance evaluation of embedded systems

The Sesame environment provides modeling and simulation methods and tools for the efficient design space exploration of heterogeneous embedded multimedia systems. In this paper we describe the Sesame software system and demonstrate its capabilities using several examples. We show that Sesame significantly reduces model construction time through the use of modeling component libraries, hierarchy, and advanced model structure description features.

[1]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[2]  Paul Feautrier,et al.  Multi-periodic Process Networks: Prototyping and Verifying Stream-Processing Systems , 2002, Euro-Par.

[3]  C. M. Sperberg-McQueen,et al.  Extensible Markup Language (XML) , 1997, World Wide Web J..

[4]  C. M. Sperberg-McQueen,et al.  eXtensible Markup Language (XML) 1.0 (Second Edition) , 2000 .

[5]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[6]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[7]  Ed F. Deprettere,et al.  An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures , 1997, ASAP.

[8]  Andy D. Pimentel,et al.  Modeling of Intra-task Parallelism in Sesame , 2002 .

[9]  toExcel Extensible Markup Language (Xml) 1.0 Specifications: From the W3c Recommendations , 2000 .

[10]  Hendrik L. Muller,et al.  Simulating computer architectures , 1993 .

[11]  Ed F. Deprettere,et al.  A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems , 2001, J. VLSI Signal Process..

[12]  Ed F. Deprettere,et al.  Exploring Embedded-Systems Architectures with Artemis , 2001, Computer.

[13]  Ed F. Deprettere,et al.  Compilation From Matlab to Process Networks Realized in FPGA , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[14]  Ed F. Deprettere,et al.  Compilation from Matlab to process networks realised in FPGA , 2001 .

[15]  Kimberly Ryan,et al.  Cadence Design Systems Inc. , 1993 .

[16]  Erwin A. de Kock,et al.  YAPI: application modeling for signal processing systems , 2000, Proceedings 37th Design Automation Conference.

[17]  Academisch Proefschrift,et al.  Simulating Computer Architectures , 1993 .

[18]  Andy D. Pimentel,et al.  Towards Efficient Design Space Exploration of Heterogeneous Embedded Media Systems , 2002, Embedded Processor Design Challenges.