Providing Full QoS Support in Clusters Using Only Two VCs at the Switches

Current interconnect standards providing hardware support for quality of service (QoS) consider up to 16 virtual channels (VCs) for this purpose. However, most implementations do not offer so many VCs because they increase the complexity of the switch and the scheduling delays. In this paper, we show that this number of VCs can be significantly reduced. Some of the scheduling decisions made at network interfaces can be easily reused at switches without significantly altering the global behavior. Specifically, we show that it is enough to use two VCs for QoS purposes at each switch port, thereby simplifying the design and reducing its cost.

[1]  Per Stenström,et al.  Proceedings of the 28th Annual International Symposium on Computer Architecture, ISCA 2001, Göteborg, Sweden, June 30-July 4, 2001 , 2001, International Symposium on Computer Architecture.

[2]  William J. Dally,et al.  A delay model and speculative architecture for pipelined routers , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[3]  Derek Chiou,et al.  The Network Processing Forum switch fabric benchmark specifications: an overview , 2005, IEEE Network.

[4]  Cyriel Minkenberg,et al.  Current issues in packet switch design , 2003, CCRV.

[5]  José Duato,et al.  A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks , 2005, 11th International Symposium on High-Performance Computer Architecture.

[6]  Manolis Katevenis,et al.  Multiple priorities in a two-lane buffered crossbar , 2004, IEEE Global Telecommunications Conference, 2004. GLOBECOM '04..

[7]  Lixia Zhang.  VirtualClock: A New Traffic Control Algorithm for Packet-Switched Networks , 1991, ACM Trans. Comput. Syst..

[8]  G. Zipf,et al.  The Psycho-Biology of Language , 1936 .

[9]  Sudhakar Yalamanchili,et al.  MMR: a high-performance MultiMedia Router-architecture and design trade-offs , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.

[10]  José Duato,et al.  QoS in InfiniBand subnetworks , 2004, IEEE Transactions on Parallel and Distributed Systems.

[11]  Dimitrios Miras,et al.  A Survey of Network QoS Needs of Advanced Internet Applications — Working Document — , 2002 .

[12]  Chita R. Das,et al.  MediaWorm: A QoS Capable Router Architecture for Clusters , 2002, IEEE Trans. Parallel Distributed Syst..

[13]  Raj Jain,et al.  The art of computer systems performance analysis - techniques for experimental design, measurement, simulation, and modeling , 1991, Wiley professional computing.