DES Decoding Using FPGA and Custom Instructions

Data encryption standard (DES) encryption has been commercially available and implemented for many years, and offers some insights into the use of FPGA and custom hardware instructions to decipher coded DES messages. This paper presents an approach using FPGA based processing instructions to decipher messages using parallel processing on the chip

[1]  Tai-Chi Lee,et al.  Hardware - Software Codesign for Matrix Multiplication , 2003, PDPTA.

[2]  François-Xavier Standaert,et al.  FPGA's as Cryptanalytic Tools , 2002 .

[3]  T. Bretschneider,et al.  On the realtime satellite image compression of X-Sat , 2003, Fourth International Conference on Information, Communications and Signal Processing, 2003 and the Fourth Pacific Rim Conference on Multimedia. Proceedings of the 2003 Joint.

[4]  Mitsuru Matsui,et al.  Linear Cryptanalysis Method for DES Cipher , 1994, EUROCRYPT.

[5]  Wayne M. Loucks,et al.  Configurable computing for mainstream software applications , 2003 .

[6]  Jean-Didier Legat,et al.  Efficient Uses of FPGAs for Implementations of DES and Its Experimental Linear Cryptanalysis , 2003, IEEE Trans. Computers.

[7]  Tai-Chi Lee,et al.  Framework for Executing VHDL Code on FPGA , 2004, PDPTA.

[8]  Herman Schmit,et al.  A Model and Methodology for Hardware-Software Codesign , 1993, IEEE Des. Test Comput..

[9]  Valery Sklyarov,et al.  FPGA-based implementation of recursive algorithms , 2004, Microprocess. Microsystems.

[10]  William Stallings,et al.  Cryptography and network security , 1998 .