CMOS high-speed, high-precision timing generator for 4.266-Gbps memory test system

This paper presents solutions to realize a high-speed, high-precision CMOS timing generator for a 4.266-Gbps memory test system. In order to realize such a timing generator, we developed a 1.066-GHz CMOS timing generator circuit using a high-speed digital delay locked loop circuit and a high-speed, low-INL fine delay circuit. Consequently, we realized a timing generator with 1/20 the size, 4/9 the power, and frac12 the timing error (INL = 8 ps, total jitter =16.8 ps) compared with a conventional timing generator fabricated by the same CMOS process

[1]  Masakatsu Suda,et al.  CMOS circuit technology for precise GHz timing generator , 2002, Proceedings. International Test Conference.

[2]  David C. Keezer,et al.  Modular extension of ATE to 5 Gbps , 2004, 2004 International Conferce on Test.

[3]  B. Arkin.  Realizing a production ATE custom processor and timing IC containing 400 independent low-power and high-linearity timing verniers , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).