Evaluation of Read- and Write-Assist circuits for GeOI FinFET 6T SRAM cells

This paper evaluates the impacts of Read- and Write-Assist circuits on the GeOI FinFET 6T SRAM cells compared with the SOI counterparts. The Word-Line Under-Drive (WLUD) Read-Assist is more efficient to improve the Read Static Noise Margin (RSNM) and Read VMIN of FNSP GeOI FinFET SRAM cells compared with the SOI counterparts. GeOI FinFET SRAM cells with WLUD show smaller cell Read access-time compared with the SOI FinFET SRAM cells at both 25°C and 125 °C. Negative Bit-Line (NBL) Write-Assist is more efficient to improve the Write Static Noise Margin (WSNM) than VCS (cell supply) lowering for both GeOI and SOI FinFET SRAM cells. NBL Write-Assist shows larger WSNM improvement for GeOI FinFET SRAM cells than the SOI counterparts at 125°C.

[1]  Ching-Te Chuang,et al.  Comprehensive analysis of UTB GeOI logic circuits and 6T SRAM cells considering variability and temperature sensitivity , 2011, 2011 International Electron Devices Meeting.

[2]  K. Saraswat,et al.  Experimental demonstration of high mobility Ge NMOS , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[3]  Massimo Alioto,et al.  Understanding the Potential and the Limits of Germanium pMOSFETs for VLSI Circuits From Experimental Measurements , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  O. Faynot,et al.  GeOI pMOSFETs Scaled Down to 30-nm Gate Length With Record Off-State Current , 2010, IEEE Electron Device Letters.

[5]  Ching-Te Chuang,et al.  SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  S. Burns,et al.  An SRAM Design in 65nm and 45nm Technology Nodes Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[7]  J. Hoyt,et al.  Ultrathin Strained-Ge Channel P-MOSFETs With High-$K$ /Metal Gate and Sub-1-nm Equivalent Oxide Thickness , 2012, IEEE Electron Device Letters.

[8]  C. Chuang,et al.  Comparative Leakage Analysis of GeOI FinFET and Ge Bulk FinFET , 2013, IEEE Transactions on Electron Devices.

[9]  Geert Hellings,et al.  Electrical TCAD Simulations of a Germanium pMOSFET Technology , 2010, IEEE Transactions on Electron Devices.

[10]  Atsushi Kawasumi,et al.  A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149µm2 cell in 32nm high-k metal-gate CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[11]  D. Verkest,et al.  Impact of fin height variations on SRAM yield , 2012, Proceedings of Technical Program of 2012 VLSI Technology, System and Application.

[12]  Chao-Hsin Chien,et al.  Germanium N and P Multifin Field-Effect Transistors With High-Performance Germanium (Ge) ${\rm p}^{+}/{\rm n}$ and ${\rm n}^{+}/{\rm p}$ Heterojunctions Formed on Si Substrate , 2013, IEEE Transactions on Electron Devices.

[13]  T. Lee,et al.  Demonstration of scaled Ge p-channel FinFETs integrated on Si , 2012, 2012 International Electron Devices Meeting.

[14]  Nitin Borkar,et al.  Process, Temperature, and Supply-Noise Tolerant 45$~$nm Dense Cache Arrays With Diffusion-Notch-Free (DNF) 6T SRAM Cells and Dynamic Multi-Vcc Circuits , 2009, IEEE Journal of Solid-State Circuits.

[15]  Kevin Zhang,et al.  A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry , 2012, 2012 IEEE International Solid-State Circuits Conference.

[16]  Sasaki Takahiko,et al.  A Configurable SRAM with Constant-Negative-Level Write Buffer for Low Voltage Operation with 0.149μm2 Cell in 32nm High-k Metal Gate CMOS , 2010 .

[17]  Yi-Wei Lin,et al.  A 55nm 0.55v 6T SRAM with variation-tolerant dual-tracking word-line under-drive and data-aware write-assist , 2012, ISLPED '12.

[18]  Chao-Hsin Chien,et al.  First experimental Ge CMOS FinFETs directly on SOI substrate , 2012, 2012 International Electron Devices Meeting.

[19]  Chenming Hu,et al.  A folded-channel MOSFET for deep-sub-tenth micron era , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[20]  K. Suzuki,et al.  High Performance 60 nm Gate Length Germanium p-MOSFETs with Ni Germanide Metal Source/Drain , 2007, 2007 IEEE International Electron Devices Meeting.

[21]  Ching-Te Chuang,et al.  Threshold Voltage Design and Performance Assessment of Hetero-Channel SRAM Cells , 2013, IEEE Transactions on Electron Devices.