An SPICE Model for PCM Based on Arrhenius Equation

Based on the temperature dependence of the Arrhenius law, an HSPICE compact module using Verilog-A language for phase change memory (PCM) is presented. In the model of this HSPICE compact module, the basic theory that the resistance of the amorphous semiconductor has relations with the activation energy and temperature is used, and an assumption that this theory can be expanded to describe the crystalline semiconductor is employed. Moreover, since an objective reality that the resistance of the semiconductor determines the temperature and the temperature affects the resistance inversely is inevitable, coupling with such positive feedback, this model can reproduce the real-time characteristics of the memory cell accurately. The simulation results show that this model can reproduce the features of the PCM cell well. It can be used in the PCM circuit design and further analysis.

[1]  Yi-Bo Liao,et al.  Phase change memory modeling using Verilog-A , 2007 .

[2]  Song Zhitang,et al.  Simulation of phase-change random access memory with ring-type contactor for low reset current by finite element modelling , 2008 .

[3]  A. Pirovano,et al.  A compact model for Phase Change Memories , 2006, 2006 International Conference on Simulation of Semiconductor Processes and Devices.

[4]  A. Pirovano,et al.  Electronic switching in phase-change memories , 2004, IEEE Transactions on Electron Devices.

[5]  S. Ovshinsky.  Reversible Electrical Switching Phenomena in Disordered Structures , 1968 .

[6]  A. Pirovano,et al.  Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials , 2004, IEEE Transactions on Electron Devices.

[7]  A. Pirovano,et al.  Analysis of phase distribution in phase-change nonvolatile memories , 2004, IEEE Electron Device Letters.

[8]  X.Q. Wei,et al.  HSPICE macromodel of PCRAM for binary and multilevel storage , 2006, IEEE Transactions on Electron Devices.

[9]  Yi-Bo Liao,et al.  Temperature-based phase change memory model for pulsing scheme assessment , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[10]  Jin He,et al.  Verilog-A model for phase change memory simulation , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.