Novel Test Structures for Dedicated Temperature Budget Determination
暂无分享,去创建一个
[1] R. Wolters,et al. Low temperature silicidation of Pd layers on crystalline silicon monitored via in situ resistance measurements , 2010 .
[2] R. Wolters,et al. Novel test structures for temperature budget determination during wafer processing , 2010, 2010 International Conference on Microelectronic Test Structures (ICMTS).
[3] Jurriaan Schmitz,et al. Adding functionality to microchips by wafer post-processing , 2007 .
[4] Rob A. M. Wolters,et al. Wafer temperature measurement in PVD systems using the Co-Si reaction , 1999 .
[5] G. White,et al. An in situ observation of the growth kinetics and stress relaxation Pd2Si thin films on Si(111) , 1990 .
[6] Haydn Chen,et al. Kinetics of Pd2Si layer growth measured by an x‐ray diffraction technique , 1986 .
[7] F. d'Heurle,et al. Kinetics of formation of silicides: A review , 1986 .
[8] A. Grob,et al. Formation of palladium silicide by rapid thermal annealing , 1984 .
[9] Shyam P Murarka,et al. Silicides for VLSI Applications , 1983 .