Simulating conveyor-based amhs layout configurations in small wafer lot manufacturing environments

Automated material handling systems (AMHS) using conveyors have been recently proposed as a technology option for next generation wafer fabrication facilities. This technology seems to provide an increasing capacity for moving and storing wafers in a continuous flow transport environment. The goal of this research is to design and test conveyor-based AMHS configurations, which include turntables and storage areas near the processing equipment. Simulation models were developed in AutoMod to determine the best conveyor layout, with emphasis in comparing centralized versus distributed storage systems. The AMHS factors under study comprise the number, location, and capacity of the storage areas. Simulation results show that the distributed storage approach provides improved performance; however, these systems require more capital investment than that needed for the centralized storage approach.

[1]  Andrew L. Johnson,et al.  An analytical model for conveyor based AMHS in semiconductor wafer fabs , 2008, 2008 Winter Simulation Conference.

[2]  Andrew L. Johnson,et al.  A greedy heuristic for locating crossovers in conveyor-based AMHS in wafer fabs , 2009, Proceedings of the 2009 Winter Simulation Conference (WSC).

[3]  O. Zimmerhackl,et al.  The effects of small lot manufacturing on AMHS operation and equipment front-end design , 2007, 2007 International Symposium on Semiconductor Manufacturing.

[4]  D. Gluer,et al.  Optimization of automated material handling systems regarding robustness and delivery time , 2003, Advanced Semiconductor Manufacturing Conference and Workshop, 2003 IEEEI/SEMI.

[5]  Jesus A. Jimenez,et al.  AMHS factors enabling small wafer lot manufacturing in semiconductor wafer fabs , 2010, Proceedings of the 2010 Winter Simulation Conference.

[6]  Dima Nazzal,et al.  Survey of research in modeling conveyor-based automated material handling systems in wafer fabs , 2007, 2007 Winter Simulation Conference.

[7]  Devadas Pillai,et al.  The future of semiconductor manufacturing , 2006, IEEE Robotics & Automation Magazine.

[8]  J.S. Pettinato,et al.  Technology decisions to minimize 450-mm wafer size transition risk , 2005, IEEE Transactions on Semiconductor Manufacturing.