As overlay budgets shrink with design rules, the importance of overlay metrology accuracy increases. We have investigated the overlay accuracy of a 0.18 μm design rule copper dual damascene process by comparing the overlay metrology results at the after develop (DI) and after etch (FI) stages. The comparisons were done on five process layers on production wafers, while ensuring that the DI and FI measurements were always done on the same wafer. In addition, we measured the in-die overlay on one of the process layers (poly gate) using a CD SEM, and compared the results to the optical overlay metrology in the scribe-line. We found that a serious limitation to in-die overlay calibration was the lack of suitable structures measurable by CD SEM. We will present quantitative results from our comparisons, as well as a recommendation for incorporating CD SEM-measurable structures in the chip area in future reticle designs.
[1]
Dai-Hoon Lee,et al.
Reduction of wafer-scale error between DI and FI in multilevel metallization by adjusting edge detection method
,
2000,
Advanced Lithography.
[2]
William Roberts,et al.
Overlay measurement: hidden error
,
2000,
Advanced Lithography.
[3]
Harry J. Levinson,et al.
Principles of Lithography
,
2001
.
[4]
Wolfgang Demmerle,et al.
Overlay budget considerations for an all-scanner fab
,
2000,
Advanced Lithography.
[5]
Joel L. Seligson,et al.
Overlay accuracy: a metal layer study
,
2002,
SPIE Advanced Lithography.
[6]
Timothy A. Brunner,et al.
Impact of lens aberrations on optical lithography
,
1997,
IBM J. Res. Dev..