Virtual networks -- distributed communication resource management
暂无分享,去创建一个
Jürgen Teich | Andreas Weichslgartner | Jürgen Becker | Andreas Herkersdorf | Thomas Wild | Jan Heisswolf | Aurang Zaib | Ralf König
[1] Ran Ginosar,et al. QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..
[2] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[3] Yingtao Jiang,et al. On an efficient NoC multicasting scheme in support of multiple applications running on irregular sub-networks , 2011, Microprocess. Microsystems.
[4] Lionel M. Ni,et al. A survey of wormhole routing techniques in direct networks , 1993, Computer.
[5] Bevan M. Baas,et al. NoCTweak: a Highly Parameterizable Simulator for Early Exploration of Performance and Energy of Networks On-Chip , 2012 .
[6] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.
[7] William J. Dally,et al. Virtual-channel flow control , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[8] Yuanyuan Zhang,et al. Convex-Based DOR Routing for Virtualization of NoC , 2010, NPC.
[9] Luca Benini,et al. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.
[10] Coniferous softwood. GENERAL TERMS , 2003 .
[11] TeichJürgen,et al. Virtual networks -- distributed communication resource management , 2013 .
[12] William J. Dally. Virtual-Channel Flow Control , 1992, IEEE Trans. Parallel Distributed Syst..
[13] José Duato,et al. Efficient unicast and multicast support for CMPs , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.
[14] Gerard J. M. Smit,et al. A virtual channel network-on-chip for GT and BE traffic , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).
[15] Jürgen Teich,et al. Invasive Algorithms and Architectures Invasive Algorithmen und Architekturen , 2008, it Inf. Technol..
[16] Yvon Savaria,et al. A novel 2 GHz multi-layer AMBA high-speed bus interconnect matrix for SoC platforms , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[17] Muhammad Shafique,et al. KAHRISMA: A Novel Hypermorphic Reconfigurable-Instruction-Set Multi-grained-Array Architecture , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[18] Wolfgang Schröder-Preikschat,et al. DistRM: Distributed resource management for on-chip many-core systems , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[19] José Duato,et al. On the Potential of NoC Virtualization for Multicore Chips , 2008, 2008 International Conference on Complex, Intelligent and Software Intensive Systems.
[20] Jürgen Becker,et al. A Scalable NoC Router Design Providing QoS Support Using Weighted Round Robin Scheduling , 2012, 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications.
[21] Radu Marculescu,et al. Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[22] William J. Dally,et al. Smart Memories: a modular reconfigurable architecture , 2000, ISCA '00.
[23] Ashish Gambhir,et al. A Comparison of Network-on-chip and Buses , 2014 .
[24] Dake Liu,et al. SoCBUS: switched network on chip for hard real time embedded systems , 2003, Proceedings International Parallel and Distributed Processing Symposium.