Cache performance of combinator graph reduction
暂无分享,去创建一个
[1] D. A. Turner. Another Algorithm for Bracket Abstraction , 1979, J. Symb. Log..
[2] Jr. Philip John Koopman. An architecture for combinator graph reduction , 1990 .
[3] Alan Jay Smith,et al. Cache Memories , 1982, CSUR.
[4] Simon L. Peyton Jones,et al. The Implementation of Functional Programming Languages , 1987 .
[5] Peter Lee,et al. A fresh look at combinator graph reduction , 1989, PLDI '89.
[6] Alan Jay Smith,et al. Experimental evaluation of on-chip microprocessor cache memories , 1984, ISCA '84.
[7] Jon Fairbairn,et al. TIM: A simple, lazy abstract machine to execute supercombinatorics , 1987, FPCA.
[8] Simon Peyton Jones,et al. The Implementation of Functional Programming Languages (Prentice-hall International Series in Computer Science) , 1987 .
[9] Alan Jay Smith,et al. Experimental evaluation of on-chip microprocessor cache memories , 1984, ISCA 1984.
[10] Gerry Kane,et al. MIPS R2000 RISC architecture , 1987 .
[11] D. A. Turner,et al. A new implementation technique for applicative languages , 1979, Softw. Pract. Exp..