All-Digital RF $I/Q$ Modulator

We present a new all-digital RF in-phase/quadrature (I/Q) modulator, in which the orthogonal summing of the I and Q phase data signals is performed in separated interleaved time slots. By employing a 25% duty cycle for the I and Q signals, the modulator can directly reconstruct the continuous-time RF output signal using four digital switch arrays with a power combiner. To verify the proposed concept and its related design procedure, a 65-nm CMOS prototype is implemented. This prototype achieves 12.6-dBm peak output power with 20% peak drain efficiency at 2 GHz. The corresponding error vector magnitude (EVM) for a quadrature phase-shift keying constellation is 3.95% without any predistortion, while providing 6-dBm output power in a 64 quadrature amplitude modulation constellation with a related EVM and drain efficiency of 2.36% and 10%, respectively. The proposed circuit can be used as a pre-driver or a final transmit stage. The first-ever truly all-digital I/Q RF digital-to-analog converter prototype is thus experimentally demonstrated.

[1]  Behzad Razavi,et al.  Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS , 1995, IEEE J. Solid State Circuits.

[2]  A. Matsuzawa.  Digital-Centric RF CMOS Technology , 2007, 2007 IEEE International Workshop on Radio-Frequency Integration Technology.

[3]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[4]  Frederick H. Raab,et al.  Idealized operation of the class E tuned power amplifier , 1977 .

[5]  Robert B. Staszewski,et al.  Orthogonal summing and power combining network in a 65-nm all-digital RF I/Q modulator , 2011, 2011 IEEE International Symposium on Radio-Frequency Integration Technology.

[6]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[7]  Aarno Pärssinen,et al.  A Multimode Transmitter in 0.13 $\mu\hbox{m}$ CMOS Using Direct-Digital RF Modulator , 2007, IEEE Journal of Solid-State Circuits.

[8]  J.R. Long,et al.  Monolithic transformers for silicon RF IC design , 2000, IEEE Journal of Solid-State Circuits.

[9]  Ali M. Niknejad,et al.  An Efficient Mixed-Signal 2.4-GHz Polar Power Amplifier in 65-nm CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.

[10]  Robert B. Staszewski,et al.  A 2-GHz digital I/Q modulator in 65-nm CMOS , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[11]  Xin He,et al.  A Low-Power, Low-EVM, SAW-Less WCDMA Transmitter Using Direct Quadrature Voltage Modulation , 2009, IEEE Journal of Solid-State Circuits.

[12]  A.A. Abidi,et al.  RF CMOS comes of age , 2004, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[13]  R.B. Staszewski,et al.  A digital-to-RF-amplitude converter for GSM/GPRS/EDGE in 90-nm digital CMOS , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[14]  Robert Bogdan Staszewski,et al.  Digital I/Q RF transmitter using time-division duplexing , 2011, 2011 IEEE International Symposium on Radio-Frequency Integration Technology.