An 8-Bit Voltage Mode Analog to Digital Converter Based on Integer Division

An 8-bit subrange Analog to Digital Converter (ADC) designed in a CMOS TSMC90nm process consisting of a coarse 4-bit and a fine 4-bit ADC stage is presented in this paper. It occupies only 0.04mm2 of die area and dissipates less than 22mW without sacrificing speed since the sampling rate is higher than 500MS/s and the achieved SNDR is higher than 40dB. These features have been estimated by post-layout simulations. In ordinary subrange architectures a Digital to Analog Converter (DAC) generates an analog value from the digital coarse ADC output that is subtracted by the input in order to produce a residue that serves as input to the fine ADC stage. In such an approach, the linearity errors of the coarse ADC, the DAC and the subtractor are accumulated. In the present work, a voltage mode modulo-16 integer divider is used at the input of the subrange ADC and a “thermometer to binary encoder” that is driven directly by the comparator outputs of the integer divider is also employed instead of a full 4-bit coarse ADC, leading to an ultra low area and power design with less linearity error sources.

[1]  Seung-Hoon Lee,et al.  A 10-bit 400-MS/s 160-mW 0.13-/spl mu/m CMOS dual-channel pipeline ADC without channel mismatch calibration , 2006, IEEE Journal of Solid-State Circuits.

[2]  T. Yamaji,et al.  55-mW 200-MSPS 10-bit pipeline ADCs for wireless receivers , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[3]  H. Matsui,et al.  A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s , 2006, IEEE Journal of Solid-State Circuits.

[4]  A. Sedra.  Microelectronic circuits , 1982 .

[5]  R. J. van de Plassche,et al.  An 8-b 650-MHz folding ADC , 1992 .

[6]  T. Miki,et al.  A 6-bit 3.5-GS/s 0.9-V 98-mW Flash ADC in 90-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[7]  Jong-Kee Kwon,et al.  A 10-bit 400-MS/s 160-mW 0.13-μm CMOS dual-channel pipeline ADC without channel mismatch calibration , 2006 .

[8]  Nikos Petrellis,et al.  Analogue current quantizer architectures for implementing integer division-like functions , 2009, 2009 16th International Conference on Digital Signal Processing.

[9]  Augusto Gutierrez-Aitken,et al.  An Ultra-Wideband 7-Bit 5 Gsps ADC Implemented in Submicron InP HBT Technology , 2007, 2007 IEEE Compound Semiconductor Integrated Circuits Symposium.

[10]  A. Varzaghani,et al.  A 6GS/s, 4-bit receiver analog-to-digital converter with embedded DFE , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[11]  Song Jia,et al.  CMOS folding and interpolating A/D Converter with differential compensative T/H circuit , 2003, 2003 IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat. No.03TH8668).

[12]  Masaki Ishida,et al.  A 10-b 100-Msample/s pipelined subranging BiCMOS ADC , 1993 .