Electroless Diffusion Barrier Process Using SAM on Low-k Dielectrics

A wet process based on electroless deposition is proposed for the formation of a diffusion barrier layer for Cu wiring in ultra-large scale integration (ULSI) technology. The diffusion barrier layer is formed on a low-dielectric constant (low-k) inter level film. In this process, a Pd-activated self-assembled monolayer as a seed/adhesion layer was used as a key step to allow electroless deposition on a dielectric film. The effectiveness of this approach was demonstrated by depositing an electroless NiB layer as the diffusion barrier layer. The electrolessly deposited NiB layer showed a uniform surface, a small grain size, and a high adhesion when deposited on various common inter level dielectric materials with low dielectric constant. The electrolessly deposited NiB layer formed on the low-k dielectric film by this method showed a high thermal stability of the effectiveness as a barrier to Cu diffusion at temperatures up to 400°C for 30 min. The electroless process was found to be reproducible and did not affect dielectric properties of the underlying insulator.

[1]  Panayotis C. Andricacos,et al.  Damascene copper electroplating for chip interconnections , 1998, IBM J. Res. Dev..

[2]  Tetsuya Osaka,et al.  Microfabrication of electro- and electroless-deposition and its application in the electronic field , 2003 .

[3]  T. Osaka,et al.  Electroless Nickel Ternary Alloy Deposition on SiO2 for Application to Diffusion Barrier Layer in Copper Interconnect Technology , 2002 .

[4]  W. Dressick,et al.  The Morphology of Electroless Ni Deposition on a Colloidal Pd(II) Catalyst , 1995 .

[5]  W. Dressick,et al.  Size‐Controlled Colloidal Pd(II) Catalysts for Electroless Ni Deposition in Nanolithography Applications , 1997 .

[6]  Y. Shacham-Diamand,et al.  Electrochemically deposited thin film alloys for ULSI and MEMS applications , 1999 .

[7]  Alejandro G. Schrott,et al.  Electrolessly deposited diffusion barriers for microelectronics , 1998, IBM J. Res. Dev..

[8]  Tetsuya Osaka,et al.  Fabrication of electroless NiReP barrier layer on SiO2 without sputtered seed layer , 2002 .

[9]  W. Dressick,et al.  Patterning of self-assembled films using lithographic exposure tools , 1993 .

[10]  Y. Shacham-Diamand,et al.  Integrated electroless metallization for ULSI , 1999 .

[11]  T. Osaka,et al.  Characterization of chemically-deposited NiB and NiWB thin films as a capping layer for ULSI application , 2003 .

[12]  J M Calvert,et al.  Deep UV photochemistry of chemisorbed monolayers: patterned coplanar molecular assemblies. , 1991, Science.

[13]  Y. Shacham-Diamand,et al.  High aspect ratio quarter-micron electroless copper integrated technology , 1997, European Workshop Materials for Advanced Metallization,.