Integration of high-performance SiGe:C HBTs with thin-film SOI CMOS

A new scheme for the integration of high-performance HBTs with thin-film SOI CMOS is demonstrated. The thickness incompatibility problem of thin-body SOI CMOS and high-performance SiGe HBTs is solved by forming HBTs on silicon islands in the BOX. Low-resistance collector wells are realized by ion implantation into the SOI substrate. SiGe:C HBTs with f/sub T//f/sub max/ values of 220 GHz/230 GHz and a BV/sub CEO/ of 2.0 V and fully-depleted CMOS transistors with 90 nm gate length are fabricated on SOI wafers with 30 nm Si thickness.

[1]  Katsuyoshi Washio,et al.  A 0.2-/spl mu/m 180-GHz-f/sub max/ 6.7-ps-ECL SOI/HRS self aligned SEG SiGe HBT/CMOS technology for microwave and high-speed digital applications , 2000 .

[2]  P. Packan,et al.  A comparison of state-of-the-art NMOS and SiGe HBT devices for analog/mixed-signal/RF circuit applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[3]  D. Knoll,et al.  BiCMOS integration of SiGe:C heterojunction bipolar transistors , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[4]  P. Palestri,et al.  Minimizing thermal resistance and collector-to-substrate capacitance in SiGe BiCMOS on SOI , 2002, IEEE Electron Device Letters.

[5]  K. Meyer,et al.  The spacer/replacer concept: a viable route for sub-100 nm ultrathin-film fully-depleted SOI CMOS , 2002 .

[6]  D. Knoll,et al.  SiGe:C BiCMOS technology with 3.6 ps gate delay , 2003, IEEE International Electron Devices Meeting 2003.

[7]  Jin Cai,et al.  Vertical SiGe-base bipolar transistors on CMOS-compatible SOI substrate , 2003, 2003 Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (IEEE Cat. No.03CH37440).

[8]  Jonghae Kim,et al.  A 243-GHz F/sub t/ and 208-GHz F/sub max/, 90-nm SOI CMOS SoC technology with low-power millimeter-wave digital and RF circuit capability , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..