A background comparator calibration technique for flash analog-to-digital converters

In modern integrated circuit systems, the flash ADC, which simultaneously compares input signal, is most suitable for high speed analog-to-digital conversion since it doesn't require linear amplification. Due to the random input-referred offset voltage of the comparators, the linearity of the ADC transfer function is degraded. This offset is caused by device mismatches. And to overcome this inherent device's constraint, several techniques have been proposed. This paper describes a background calibration technique that can perform offset trimming in comparators without interrupting the normal operation of the ADC. Since most of the required circuit overhead for the proposed scheme is in the digital domain and little modification is done to the analog critical signal path, the proposed scheme won't degrade the speed of the circuit's comparison function.

[1]  Paul J. Hurst,et al.  An analog DFE for disk drives using a mixed-signal integrator , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[2]  Bang-Sup Song,et al.  A 13-b 40-MSamples/s CMOS pipelined folding ADC with background offset trimming , 2000, IEEE Journal of Solid-State Circuits.

[3]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[4]  B. P. Brandt,et al.  A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist , 1999, IEEE J. Solid State Circuits.

[5]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  Chun-Cheng Huang,et al.  A statistical background calibration technique for flash analog-to-digital converters , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  M. Vertregt,et al.  A 2.5-V 12-b 54-Msample/s 0.25-μm CMOS ADC in 1-mm2 with mixed-signal chopping and calibration , 2001, IEEE J. Solid State Circuits.

[8]  Michiel Steyaert,et al.  Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .

[9]  M. P. Flynn,et al.  Digital calibration incorporating redundancy of flash ADCs , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[10]  Hui Pan,et al.  Spatial filtering in flash A/D converters , 2003 .

[11]  K. Bult,et al.  An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2 , 1997, IEEE J. Solid State Circuits.