Dynamic voltage and frequency scaling for low-power multi-precision reconfigurable multiplier

In this paper, a 32×32-bit low power multi-precision multiplier is described, in which each building block can be either an independent smaller-precision multiplier or work in parallel to perform higher-precision operations. The proposed multi-precision multiplier enables voltage and frequency scaling for low power operation, while still maintaining full throughput. According to user's arbitrary throughput requirements, the highly dynamic voltage and frequency scaling circuits can autonomously configure the multiplier to operate with the lowest possible voltage and frequency to achieve the lowest power consumption. By carrying out optimizations at the algorithmic and architectural levels, we have completely removed silicon area and power overheads which is always associated with the reconfigurability features. The 32×32-bit low power multi-precision multiplier has been implemented in TSMC 0.18 µm technology. Compared with fixed-width multipliers, the proposed design features around 13.8% and 30% reduction in circuit area and power, respectively. Multi-precision processing featured in this paper accordingly enables voltage and frequency scaling resulting in up to 68% reduction in power consumption.

[1]  Y. Savaria,et al.  Variable-precision multiplier for equalizer with adaptive modulation , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[2]  Hans-Jörg Pfleiderer,et al.  EMMA - A suggestion for an embedded multi-precision multiplier array for FPGAs , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[3]  B. Calhoun,et al.  Ultra-dynamic voltage scaling using sub-threshold operation and local voltage dithering in 90nm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[4]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[5]  Vasily G. Moshnyaga,et al.  Multiplier Energy Reduction by Dynamic Voltage Variation , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[6]  Chin-Long Wey,et al.  A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing , 2005, 2005 IEEE International Symposium on Circuits and Systems.