Functional-based ATPG for path delay faults

A novel methodology for non-enumerative ATPG for path delay faults is presented. Tests are generated by manipulating, in a systematic yet simple way, sets of pairs of functions. Each pair of functions represents the constraints to be satisfied by the non-enumerative delay fault test for each time frame of a transition. A test that detects many faults is generated from each pair of functions. A current ROBDD-based implementation of this technique is used to analyze the delay fault testability of the ISCAS'85 benchmark circuits.

[1]  Spyros Tragoudas,et al.  Improved nonenumerative path-delay fault-coverage estimation based on optimal polynomial-time algorithms , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Spyros Tragoudas,et al.  ATPD: an automatic test pattern generator for path delay faults , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[3]  Spyros Tragoudas,et al.  A nonenumerative ATPG for functionally sensitizable path delay faults , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[4]  Spyros Tragoudas,et al.  A fast nonenumerative automatic test pattern generator for pathdelay faults , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Rolf Drechsler.  BiTeS: a BDD based test pattern generator for strong robust path delay faults , 1994, EURO-DAC '94.

[6]  Irith Pomeranz,et al.  NEST: a nonenumerative test generation method for path delay faults in combinational circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Spyros Tragoudas.  Accurate path delay fault coverage is feasible , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[8]  Kwang-Ting Cheng,et al.  Identification and test generation for primitive faults , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[9]  Soumitra Bose,et al.  Generation of compact delay tests by multiple path activation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[10]  Michael Pabst,et al.  RESIST: a recursive test pattern generation algorithm for path delay faults , 1994, EURO-DAC '94.

[11]  Dhiraj K. Pradhan,et al.  A method to derive compact test sets for path delay faults in combinational circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[12]  Kwang-Ting Cheng,et al.  Delay testing for non-robust untestable circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[13]  Kwang-Ting Cheng,et al.  Generation of High Quality Non-Robust Tests for Path Delay Faults , 1994, 31st Design Automation Conference.

[14]  Kurt Keutzer,et al.  A Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits , 1991, 1991, Proceedings. International Test Conference.

[15]  Prathima Agrawal,et al.  Test Generation for Path Delay Faults Using Binary Decision Diagrams , 1995, IEEE Trans. Computers.