HSTL based low power thermal aware adder design on 65nm FPGA
暂无分享,去创建一个
[1] Philippe Hurat,et al. Context-specific leakage and delay analysis of a 65nm standard cell library for lithography-induced variability , 2007, 2007 IEEE International SOC Conference.
[2] Bishwajeet Pandey,et al. Energy efficient vedic multiplier design using LVCMOS and HSTL IO standard , 2014, 2014 9th International Conference on Industrial and Information Systems (ICIIS).
[3] B. Pandey,et al. Simulation of HSTL I/O standard based energy efficient frame buffer for digital image processor , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).
[4] Tanesh Kumar,et al. Design of power optimized memory circuit using High Speed Transreceiver Logic IO Standard on 28nm Field Programmable Gate Array , 2014, 2014 International Conference on Reliability Optimization and Information Technology (ICROIT).
[5] Kevin Skadron,et al. Recent thermal management techniques for microprocessors , 2012, CSUR.
[6] Wang Yao-hao. Junction Temperature and Thermal Resistance Restrict the Developing of High-power LED , 2005 .
[7] A. Shanzer,et al. A molecular full-adder and full-subtractor, an additional step toward a moleculator. , 2006, Journal of the American Chemical Society.