SPINTRONIC DEVICES AND CIRCUITS FOR LOW-VOLTAGE LOGIC

This paper describes the design of digital logic circuits composed exclusively from magnetic devices. The logic level of a signal is embedded in the direction of steered currents, not voltages. The currents are steered by small (e.g., 2-3x) resistance changes. Sub-100 mV pulsed voltages power and synchronize the circuits. Logic gates are non-volatile, allowing for fully-pipelined logic that can achieve ultra-low energy for design examples.

[1]  S. Parkin,et al.  Magnetic Domain-Wall Racetrack Memory , 2008, Science.

[2]  Gang Xiong,et al.  Submicrometer Ferromagnetic NOT Gate and Shift Register , 2002, Science.

[3]  D Petit,et al.  Magnetic Domain-Wall Logic , 2005, Science.

[4]  A. Panchula,et al.  Giant tunnelling magnetoresistance at room temperature with MgO (100) tunnel barriers , 2004, Nature materials.

[5]  Zongfu Yu,et al.  Measurement of time-dependent CP asymmetries in Bjavax.xml.bind.JAXBElement@6d610b0 → D(*)±π± decays and constraints on sin(2β + γ) , 2004 .

[6]  Henk J. Sips,et al.  Bit-Sequential Arithmetic for Parallel Processors , 1984, IEEE Transactions on Computers.

[7]  J. Ferré,et al.  Domain wall mobility, stability and Walker breakdown in magnetic nanowires , 2007, cond-mat/0702492.

[8]  Z Li,et al.  Domain-wall dynamics and spin-wave excitations with spin-transfer torques. , 2004, Physical review letters.

[9]  Franz Franchetti,et al.  Formal datapath representation and manipulation for implementing DSP transforms , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[10]  A Imre,et al.  Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata , 2006, Science.

[11]  R.H. Dennard,et al.  2T1D memory cell with voltage gain , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[12]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[13]  H. Ohno,et al.  Magnetic Tunnel Junctions for Spintronic Memories and Beyond , 2007, IEEE Transactions on Electron Devices.

[14]  H. Ohno,et al.  A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction. , 2010, Nature materials.

[15]  S. Fukami,et al.  Low-current perpendicular domain wall motion cell for scalable high-speed MRAM , 2006, 2009 Symposium on VLSI Technology.

[16]  R. Cowburn,et al.  Room temperature magnetic quantum cellular automata , 2000, Science.

[17]  M. Hosomi,et al.  A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[18]  S. Datta,et al.  Proposal for an all-spin logic device with built-in memory. , 2010, Nature nanotechnology.