FPGA implementation of microcode-based and FSM-based memory built-in self test controllers
暂无分享,去创建一个
[1] Shi-Yu Huang,et al. A high-speed built-in-self-test design for DRAMs , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).
[2] Rochit Rajsuman. Design and Test of Large Embedded Memories: An Overview , 2001, IEEE Des. Test Comput..
[3] N.Z. Haron,et al. Modeling and simulation of microcode Memory Built In Self Test architecture for embedded memories , 2007, 2007 International Symposium on Communications and Information Technologies.
[4] A. Razak,et al. Modeling and simulation of finite state machine Memory Built-in Self Test architecture for embedded memories , 2007, 2007 Asia-Pacific Conference on Applied Electromagnetics.
[5] Cheng-Wen Wu,et al. Processor-programmable memory BIST for bus-connected embedded memories , 2001, ASP-DAC '01.
[6] Zainalabedin Navabi,et al. An efficient BIST method for testing of embedded SRAMs , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[7] Shambhu J. Upadhyaya,et al. On programmable memory built-in self test architectures , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).