Repeater insertion in crosstalk‐aware inductively and capacitively coupled interconnects

This paper reveals that repeater insertion not only reduces propagation delay but also reduces crosstalk level in coupled interconnects. Repeaters can therefore be efficiently utilized for reduction in propagation delay and crosstalk noise at a trade-off marginal increase in power dissipation. Conventionally, Power Delay Product (PDP) criterion is used to insert repeaters into long interconnects. A new criterion, the Power-Delay-Crosstalk-Product (PDCP), is introduced as an efficient condition, to insert repeaters into long coupled interconnect. Various criteria, such as minimum delay, minimum PDP and minimum PDCP, are applied for achieving optimum repeater insertion. The performance of PDCP criterion is compared with PDP criterion in terms of optimum number of repeaters, power dissipation, propagation delay and crosstalk for a wide range of coupling combinations. It is observed that instead of PDP criterion, PDCP criterion is best suited for the determination of optimum number of repeaters for overall minimization of delay, power and crosstalk. Copyright © 2010 John Wiley & Sons, Ltd.

[1]  Mark A. Franklin,et al.  Optimum buffer circuits for driving long uniform lines , 1991 .

[2]  Dennis Sylvester,et al.  Analytical modeling and characterization of deep-submicrometer interconnect , 2001 .

[3]  Eby G. Friedman,et al.  Repeater design to reduce delay and power in resistive interconnect , 1998 .

[4]  Marc Belleville,et al.  Inductance and capacitance analytic formulas for VLSI interconnects , 1996 .

[5]  Michel S. Nakhla,et al.  Time domain sensitivity of high-speed VLSI interconnects , 1994, Int. J. Circuit Theory Appl..

[6]  Charles J. Alpert,et al.  Wire segmenting for improved buffer insertion , 1997, DAC.

[7]  J.D. Meindl,et al.  Optimal interconnection circuits for VLSI , 1985, IEEE Transactions on Electron Devices.

[8]  Akio Ushida,et al.  A reduction technique of large‐scale RCG interconnects in the complex frequency domain , 2004, Int. J. Circuit Theory Appl..

[9]  B. Kaushik,et al.  Future VLSI interconnects: optical fiber or carbon nanotube – a review , 2007 .

[10]  James D. Meindl,et al.  Compact distributed RLC interconnect models. I. Single line transient, time delay, and overshoot expressions , 2000 .

[11]  A. Maffucci,et al.  A transmission line model for metallic carbon nanotube interconnects , 2008, Int. J. Circuit Theory Appl..

[12]  Gaetano Palumbo,et al.  Propagation delay of an RC-circuit with a ramp input: An analytical very accurate and simple model , 2009 .

[13]  L.P.P.P. van Ginneken,et al.  Buffer placement in distributed RC-tree networks for minimal Elmore delay , 1990 .

[14]  James D. Meindl,et al.  Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks , 2000 .

[15]  G. A. Sai-Halasz,et al.  Performance trends in high-end processors , 1995, Proc. IEEE.