Three novel single-stage full swing 3-input XOR

ABSTRACT In this paper, three novel designs for single-stage, 3-input XOR logic cells are proposed. The design uses either Transmission Gate (TG) or Pass Transistor (PT) on similar topologies. The proposed circuits are area and power efficient because minimum-sized transistors are used in ratioless realisations. At the output, the designs give strong logic-levels. The topologies have minimised delay because the critical path consists of only three minimum-sized transistors. The delay estimation is presented. The circuits are simple and layouts are easy to build. Further, rail-to-rail voltage-swing at the output ensures good driving capability even at low voltages and at high frequencies ranging up to 10 GHz with minimum transistor count. The proposed designs and other existing candidate designs are simulated in a pragmatic condition on Cadence 90 nm CMOS technology at various supply voltages ranging from +0.8 V to +1.2 V. The simulation results illustrate that the proposed designs have comparable delay time to most candidate designs while it outperform all of them on total power consumption and PDP. As expected, the TG-based design reports best performance while the PT-based design follow as closed second with better component economy and control input overload. An application of the proposed XORs in ripple carry adders confirms the functionality of the cells in circuit implementation.

[1]  Enrico Macii,et al.  Ultra Low-Power Electronics and Design , 2010 .

[2]  Massoud Pedram,et al.  POWER ESTIMATION AND OPTIMIZATION AT THE LOGIC LEVEL , 1994 .

[3]  Avireni Srinivasulu,et al.  Novel, low-supply, differential XOR/ XNOR with rail-to-rail swing, for hamming-code generation , 2018 .

[4]  Dipankar Pal,et al.  Benchmarking of DPL-based 8b × 8b novel wave-pipelined multiplier , 2017 .

[5]  Mahesh Chandra,et al.  Low-power 6-GHz wave-pipelined 8b x 8b multiplier , 2013, IET Circuits Devices Syst..

[6]  Keivan Navi,et al.  Novel direct designs for 3-input XOR function for low-power and high-speed applications , 2010 .

[7]  Po-Ming Lee,et al.  Novel 10-T full adders realized by GDI structure , 2007, 2007 International Symposium on Integrated Circuits.

[8]  Makoto Suzuki,et al.  A 4.4 ns CMOS 54/spl times/54-b multiplier using pass-transistor multiplexer , 1995 .

[9]  Mathias Beike,et al.  Digital Integrated Circuits A Design Perspective , 2016 .

[10]  Dimitrios Soudris,et al.  Designing Cmos Circuits For Low Power , 2011 .

[11]  Hubert Kaeslin,et al.  The Impact of Transistor Sizing on Power Efficiency in Submicron CMOS Circuits , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[12]  Dieter Fuhrmann,et al.  Logical Effort Designing Fast Cmos Circuits , 2016 .

[13]  Aviral Shrivastava,et al.  Power-efficient System Design , 2010 .

[14]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[15]  Wu-Shiung Feng,et al.  A new direct design for three-input XOR function on the transistor level , 1996 .

[16]  Avireni Srinivasulu,et al.  Carbon Nano Tube Field Effect Transistors Based Ternary Ex-OR and Ex-NOR Gates , 2016 .

[17]  Kuo-Hsing Cheng,et al.  High efficient 3-input XOR for low-voltage low-power high-speed applications , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

[18]  Kenneth W. Martin,et al.  Digital Integrated Circuit Design , 1999 .