论文信息 - Fully ion-implanted InP JFET with buried p-layer

Fully ion-implanted InP JFET with buried p-layer

Implementation of a buried p-layer in a fully ion implanted InP JFET is discussed. Using Be coimplanted with Si, a sharp channel profile is obtained. The saturation current has been reduced, and the pinch-off characteristic has been improved, with a slight decrease in transconductance and cutoff frequency. The equivalent circuits for the JFET with and without the buried p-layer are compared.<<ETX>>

P.R. Smith | G. Vella-Coleiro | S. Kim | J. Jeong

[1] G. Guth,et al. Integrated amplifiers using fully ion-implanted InP JFETs with high transconductance , 1988, IEEE Electron Device Letters.

[2] J. Shigeta,et al. Improvement of alpha-particle-induced soft-error immunity in a GaAs SRAM by a buried p-layer , 1988 .

[3] R. Anholt,et al. Substrate-impurities effects on GaAs MESFETs , 1988 .

[4] G. Guth,et al. A low-power high-speed ion-implanted JFET for InP-based monolithic optoelectronic IC's , 1987, IEEE Electron Device Letters.

[5] L. Forbes,et al. Supression of drain conductance transients, drain current oscillations, and low-frequency generation—Recombination noise in GaAs FET's using buried channels , 1986, IEEE Transactions on Electron Devices.

[6] K. Yamasaki,et al. Below 10 ps/gate operation with buried p-layer SAINT FETs , 1984 .

[7] S. Takahashi,et al. GaAs MESFETs with a buried p-layer for large-scale integration , 1984 .