A PTL based highly testable structured ASIC design approach

In this paper, we describe a highly testable structured ASIC design methodology which utilizes a regular, prefabricated array of pass transistor logic based if-then-else (ITE) cells as the building block for the circuit. Given a logic netlist, we first construct Reduced Order Binary Decision Diagrams (ROBDDs) for the circuit in a partitioned manner, thereby allowing the approach to handle large designs. Test generation for each of these partitions can be performed extremely efficiently. The design methodology has been demonstrated to implement sequential as well as combinational designs, with low area and delay overheads compared to an ASIC approach.

[1]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[2]  Robert K. Brayton,et al.  Delay Models and Exact Timing Analysis , 1993 .

[3]  Lawrence T. Pileggi,et al.  Heterogeneous programmable logic block architectures , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[4]  Minchang Liang,et al.  A 6.9 ns, 560 macrocell, in system programmable, CMOS PLD with 3.3-5 volt I/O capability , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[5]  Tsutomu Sasao,et al.  Logic Synthesis and Optimization , 1997 .

[6]  Nghia Tran,et al.  A 4.9 ns, 3.3 volt, 512 macrocell, CMOS PLD with hot socket protection and fast in system programming , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[7]  T. Itoh,et al.  A CMOS 12K gate array with flexible 10Kb memory , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  Sunil P. Khatri,et al.  A metal and via maskset programmable VLSI design methodology using PLAs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[9]  K. Maeguchi,et al.  A sub nanosecond 8K-gate CMOS/SOS gate array , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[11]  Lawrence T. Pileggi,et al.  Heterogeneous Logic Block Architectures for Via-Patterned Programmable Fabrics , 2003, FPL.

[12]  Lawrence T. Pileggi,et al.  Exploring logic block granularity for regular fabrics , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[13]  Tiziano Villa,et al.  VIS: A System for Verification and Synthesis , 1996, CAV.