A 24 Gbps SerDes transceiver for on-chip networks using a new half-data-rate self-timed 3-level signaling scheme

This paper presents a 24 Gbps SerDes transceiver circuit for on-chip high speed serial links for on-chip networks. The transceiver uses a proposed almost-differential self-timed 3-level signaling scheme, which works using a frequency of half the data rate for relaxing the design. Also, the third voltage level is created without the need for an external Vdd/2 supply source. Moreover, a 3-level inverter is proposed for the use in the front-end of both the TX and the RX. The transceiver is designed for a 5mm long lossy on-chip differential interconnect in GF 65nm CMOS technology. It serializes the parallel 3 Gbps 8-bit, and multiplexes them with the 12 GHz input clock. A simple RX extracts both the data and the clock from the same signals.

[1]  Michael P. Flynn,et al.  A 22Gb/s, 10mm on-chip serial link over lossy transmission line with resistive termination , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[2]  Yehea I. Ismail,et al.  A 12Gbps all digital low power SerDes transceiver for on-chip networking , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[3]  R. H. Havemann,et al.  High-performance interconnects: an integration overview , 2001, Proc. IEEE.

[4]  Yehea I. Ismail,et al.  A variation tolerant driving technique for all-digital self-timed 3-level signaling high-speed SerDes transceivers for on-chip networks , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[5]  Yehea I. Ismail,et al.  Low-power all-digital manchester-encoding-based high-speed serdes transceiver for on-chip networks , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).