VLSI implementation of a digital image threshold selection architecture

Abstract In this paper a detailed VLSI layout of a digital image threshold selection architecture is presented. CMOS circuits in 3 μm technology is utilized throughout the design. The layout is optimized using the automatic gate matrix approach [15], and the final design is fitted on a chip area less than 6400 × 6400 μm.