An FPGA family optimized for high densities and reduced routing delay

The Act-2 family of CMOS field-programmable gate arrays (FPGAs) uses an electrically programmable antifuse and novel architectural and circuit features to obtain higher logic densities while increasing speed and routability. Improvements include: two new logic modules, novel I/O and clock driver circuitry, and more flexible and faster routing paths. New addressing circuitry shortens programming time and speeds complete testing for shorts, opens, and stuck-at faults. Fully automatic placement and complete routing are retrained. Special software tools used for architectural exploration and layout generation are discussed.<<ETX>>

[1]  E. Hamdy,et al.  Dielectric based antifuse for logic and memory ICs , 1988, Technical Digest., International Electron Devices Meeting.

[2]  A. El Gamal,et al.  A Cmos Electrically Configurable Gate Array , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[3]  A. El Gamal,et al.  BiNMOS: a basic cell for BiCMOS sea-of-gates , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[4]  A. El Gamal,et al.  An architecture for electrically configurable gate arrays , 1989 .

[5]  C. Hu,et al.  Oxide-nitride-oxide antifuse reliability , 1990, 28th Annual Proceedings on Reliability Physics Symposium.

[6]  Sinan Kaptanoglu,et al.  Segmented channel routing , 1991, DAC '90.