Investigation of properties of 36-bit adders for creation of DSP blocks on FPGA

In this paper 36-bit ripple-carry, carry-skip, carry-select and carry-lookahead adders intended for using in field programmable gate arrays are investigated. These schemes implemented in CMOS 0.18 µm technology are compared for their performance. The size of adders is estimated.