Fan-out wafer-level packaging for 3D IC heterogeneous integration

Two 3D IC heterogeneous integrations by fan-out wafer-level packaging (FOWLP) technology are investigated in this study. The emphasis of the first such method is on the design, and of the other method, the emphasis is on the manufacturing process.

[1]  John H. Lau,et al.  Fan-Out Wafer-Level Packaging (FOWLP) of Large Chip with Multiple Redistribution-Layers (RDLs) , 2017 .

[2]  John H. Lau,et al.  Redistribution Layers (RDLs) for 2.5D/3D IC Integration , 2013 .

[3]  C. Ko,et al.  A Comprehensive Study on Stress and Warpage by Design, Simulation and Fabrication of RDL-First Panel Level Fan-Out Technology for Advanced Package , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[4]  N. Lee,et al.  Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging , 2017, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[5]  N. Jokerst.  Hybrid Integrated Optoelectronics: Thin Film Devices Bonded to Host Substrates , 1997 .

[6]  J. Lau,et al.  Development of chip-first and die-up fan-out wafer level packaging , 2017, 2017 IEEE 19th Electronics Packaging Technology Conference (EPTC).

[7]  Nicholas Kao,et al.  Warpage characterization of panel Fan-out (P-FO) package , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[8]  Li Ming,et al.  Challenges of Large Format Packaging and Some of Its Assembly Solutions , 2017 .

[9]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[10]  Steve Chiu,et al.  Development and characterization of new generation panel fan-out (P-FO) packaging technology , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[11]  D. S. Wills,et al.  The heterogeneous integration of optical interconnections into integrated microsystems , 2003 .

[12]  Douglas Yu,et al.  Analysis and Comparison of Thermal Performance of Advanced Packaging Technologies for State-of-the-Art Mobile Applications , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[13]  N. Jokerst,et al.  Highly alignment tolerant InGaAs inverted MSM photodetector heterogeneously integrated on a differential Si CMOS receiver operating at 1 Gbps , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[15]  John H. Lau.  Patent issues of embedded fan-out wafer/panel level packaging , 2016, 2016 China Semiconductor Technology International Conference (CSTIC).

[16]  Douglas Yu,et al.  InFO (Wafer Level Integrated Fan-Out) Technology , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).