Performance Analysis of a Comparator Based Mixed-Signal Control Loop in 28 nm CMOS
暂无分享,去创建一个
Frank Ellinger | Martin Kreißig | Florian Protze | Christian Mayr | Sebastian Höppner | Stefan Hänzsche | Georg Ellguth | Stephan Hartmann | Stefan Scholze
[1] Shen-Iuan Liu,et al. A fast-lock mixed-mode DLL using a 2-b SAR algorithm , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).
[2] Ko-Chi Kuo,et al. A wide-range and harmonic-free SAR all-digital delay locked loop , 2015, 2015 15th International Symposium on Communications and Information Technologies (ISCIT).
[3] Ronny Henker,et al. A 53-Gbit/s Optical Receiver Frontend With 0.65 pJ/bit in 28-nm Bulk-CMOS , 2019, IEEE Journal of Solid-State Circuits.