论文信息 - Power-Aware Design of An 8-Bit Pipelining ANT-Based CLA Using Data Transition Detection

Power-Aware Design of An 8-Bit Pipelining ANT-Based CLA Using Data Transition Detection

A high speed and low-power 8-bit carry-lookahead adder (CLA) using two-phase all-N-transistor (ANT) blocks which are arranged in a PLA design style with power-aware pipelining is presented. The pull-up charging and pull-down discharging of the transistor arrays of the PLA are accelerated by inserting two feedback MOS transistors between the evaluation NMOS blocks and the outputs. The analysis of the area (transistor count) tradeoff is also provided in this work. The output of the addition of two 8-bit binary numbers is done in two cycles. The proposed power-aware pipelining design methodology using a simple data transition detection circuit takes advantage of shutting down the processing stages with identical inputs in two consecutive cycles. The data transition detection circuit is used to monitor the state switching of input data. Not only is it proved to be also suitable for long adders, the power consumption is drastically reduced by at most 50% at every process corner.

Chua-Chin Wang | Gang-Neng Sung | Pai-Li Liu

[1] Mohamed I. Elmasry,et al. All-N-logic high-speed true-single-phase dynamic CMOS logic , 1996 .

[2] Vojin G. Oklobdzija,et al. An integrated multiplier for complex numbers , 1994, J. VLSI Signal Process..

[3] Qiuting Huang,et al. An 800-MHz 1-/spl mu/m CMOS pipelined 8-b adder using true single-phase clocked logic-flip-flops , 1996 .

[4] Asim J. Al-Khalili,et al. A Low Power Approach to Floating Point Adder Design for DSP Applications , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[5] M. Afghahi. A robust single phase clocking for low power, high-speed VLSI applications , 1996 .

[6] Asim J. Al-Khalili,et al. A Low Power Approach to Floating Point Adder Design for DSP Applications , 2001, J. VLSI Signal Process..

[7] Chung-Yu Wu,et al. 1 GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clocking , 1998 .

[8] Chenn-Jung Huang,et al. A 1.0-GHz 0.6-/spl mu/m 8-bit carry lookahead adder using PLA-styled all-N-transistor logic , 2000 .

[9] Graham A. Jullien,et al. Fast adders using enhanced multiple-output domino logic , 1997 .

[10] Farrokh Ayazi,et al. A 7-MHz process, temperature and supply compensated clock oscillator in 0.25 /spl mu/m CMOS , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[11] Chenn-Jung Huang,et al. A 1.25 GHz 32-bit tree-structured carry lookahead adder using modified ANT logic , 2003 .