Low-power CMOS injection-locked and current-mode logic frequency dividers in a 50 GHz LC cross-coupled oscillator

AbstractThis paper aims to design a low-power and high-frequency divider in an integrated CMOS phase-locked loop. The proposed frequency divider is a two-step divider composed of an injection-locked frequency divider (ILFD) and a current-mode logic (CML) frequency divider. The ILFD has a structure similar to an LC cross-coupled oscillator to adjust the frequency alignment between the oscillator and the ILFD. The LC cross-coupled oscillator operates at 50 GHz, and the ILFD is supposed to provide a divide-by-2 (/2) operation. The CML frequency divider, which is used as the second-stage divider, is applied with an inductive peaking structure for a wide band with low power consumption. The proposed two-step frequency divider is designed with a 0.18 µm CMOS process. By varying the numbers of the ILFD and the CML divider, the characteristics of power consumption are also studied. Post-layout simulation shows that the /2 ILFD and the /128 CML frequency divider operate at an input frequency of 50 GHz, with power consumption of 37.8 mW, and results indicate a low-power two-step divider at high frequency.

[1]  José Silva-Martínez,et al.  An Injection-Locked Frequency Divider With Multiple Highly Nonlinear Injection Stages and Large Division Ratios , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Manish Jain,et al.  Reduction of Current Mismatch in PLL Charge Pump , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.

[3]  R. Evans,et al.  A 40 GHz Power Efficient Static CML Frequency Divider in 0.13-μm CMOS Technology for High Speed Millimeter-Wave Wireless Systems , 2008, 2008 4th IEEE International Conference on Circuits and Systems for Communications.

[4]  Alireza R. Bakhshai,et al.  Derivation and Design of In-Loop Filters in Phase-Locked Loop Systems , 2012, IEEE Transactions on Instrumentation and Measurement.

[5]  Gyung-Su Byun,et al.  A $K$ -Band Divide-by-Five Injection-Locked Frequency Divider Using a Near-Threshold VCO , 2014, IEEE Microwave and Wireless Components Letters.

[6]  Yeonwoo Ku,et al.  An Optimum Current Mirror Ratio for Low Phase Noise LC–VCO , 2008, IEEE Microwave and Wireless Components Letters.

[7]  Changhua Cao.  A power efficient 26-GHz 32:1 static frequency divider in 130-nm bulk CMOS , 2005 .

[8]  Hye-Im Jeong,et al.  High-speed CMOS Frequency Divider with Inductive Peaking Technique , 2014 .

[9]  Nam-Soo Kim,et al.  Two-stage feedback-looped charge-pump for spur reduction in CMOS PLL , 2015 .

[10]  Aleksandar Tasic,et al.  Design of Adaptive Multimode RF Front-End Circuits , 2007, IEEE Journal of Solid-State Circuits.

[11]  M. Tiebout,et al.  A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider , 2004, IEEE Journal of Solid-State Circuits.

[12]  Michael Peter Kennedy,et al.  A CMOS Injection-Locked Frequency Divider Optimized for Divide-by-Two and Divide-by-Three Operation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.