Redundancy identification using transitive closure
暂无分享,去创建一个
[1] Vishwani D. Agrawal,et al. Neural net and Boolean satisfiability models of logic circuits , 1990, IEEE Design & Test of Computers.
[2] On identifying undetectable and redundant faults in synchronous sequential circuits , 1994, Proceedings of IEEE VLSI Test Symposium.
[3] Michael H. Schulz,et al. Improved deterministic test pattern generation with applications to redundancy identification , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Rabindra K. Roy,et al. Dynamic redundancy identification in automatic test generation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] J. E. Chen,et al. A sequential redundant fault identification scheme and its application to test generation , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).
[6] Janusz Rajski,et al. On necessary and nonconflicting assignments in algorithmic test pattern generation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Chung Len Lee,et al. Identifying untestable faults in sequential circuits , 1995, IEEE Design & Test of Computers.
[8] Dhiraj K. Pradhan,et al. Recursive Learning: An attractive alternative to the decision tree for test generation in digital ci , 1992, Proceedings International Test Conference 1992.
[9] Xinghao Chen,et al. Efficient Branch and Bound Search with Application to Computer-Aided Design , 1995 .
[10] S. Chakradhar,et al. Combinational ATPG theorems for identifying untestable faults in sequential circuits , 1993, Proceedings ETC 93 Third European Test Conference.
[11] Premachandran R. Menon,et al. Redundancy removal and simplification of combinational circuits , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.
[12] Vishwani D. Agrawal,et al. Energy models for delay testing , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[13] Alberto L. Sangiovanni-Vincentelli,et al. VICTOR : A Fast VLSI Testability Analysis Program , 1982, ITC.
[14] Miron Abramovici,et al. Low-cost redundancy identification for combinational circuits , 1994, Proceedings of 7th International Conference on VLSI Design.
[15] Miron Abramovici,et al. One-pass redundancy identification and removal , 1992, Proceedings International Test Conference 1992.
[16] Kurt Antreich,et al. A formal non-heuristic ATPG approach , 1995, Proceedings of EURO-DAC. European Design Automation Conference.
[17] Vishwani D. Agrawal,et al. Neural Models and Algorithms for Digital Testing , 1991 .
[18] Vishwani D. Agrawal,et al. A transitive closure algorithm for test generation , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[19] Miron Abramovici,et al. Sequentially untestable faults identified without search ("simple implications beat exhaustive search!") , 1994, Proceedings., International Test Conference.
[20] P. R. Menon,et al. Identification of undetectable faults in combinational circuits , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.