Energy saving techniques for architecture design of portable embedded devices

Architectural transformations are efficient means for reducing energy consumption of portable devices. In this paper we survey state-of-the-art techniques that target energy saving in the architecture design, and outline difficulties in their practical implementation. Future challenges in low energy architecture design are summarized.

[1]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[2]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[3]  Jack W. Davidson,et al.  Memory access coalescing: a technique for eliminating redundant memory accesses , 1994, PLDI '94.

[4]  Kunihiro Asada,et al.  Design of General Purpose Microprocessor using Partitioned Bus Architecture , 1995 .

[5]  Mani B. Srivastava,et al.  Energy efficient programmable computation , 1994, Proceedings of 7th International Conference on VLSI Design.

[6]  Tobias G. Noll,et al.  Low Power CMOS Design Strategies , 1994, 31st Design Automation Conference.

[7]  Dan Dobberpuhl.  The design of a high performance low power microprocessor , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[8]  Massoud Pedram,et al.  Power minimization in IC design: principles and applications , 1996, TODE.

[9]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[10]  Andrew Wolfe,et al.  Instruction level power analysis , 1996 .

[11]  Teresa H. Y. Meng,et al.  Design of a low power video decompression chip set for portable applications , 1996, J. VLSI Signal Process..

[12]  Anantha P. Chandrakasan,et al.  Design of portable systems , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[13]  Earl E. Swartzlander,et al.  Computer Arithmetic , 1980 .

[14]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[15]  L. S. Nielsen,et al.  Low-power operation using self-timed circuits and adaptive scaling of the supply voltage , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Sharad Malik,et al.  A Survey of Optimization Techniques Targeting Low Power VLSI Circuits , 1995, 32nd Design Automation Conference.

[17]  Raminder Singh Bajwa,et al.  Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer , 1996, Proceedings / International Symposium on Low Power Electronics and Design.

[18]  David Goldberg,et al.  What every computer scientist should know about floating-point arithmetic , 1991, CSUR.

[19]  Jan M. Rabaey,et al.  Low power design of memory intensive functions. Case study: vector quantization , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[20]  Anantha P. Chandrakasan,et al.  Data driven signal processing: an approach for energy efficient computing , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[21]  Sharad Malik,et al.  Guarded evaluation: pushing power management to logic synthesis/design , 1995, ISLPED '95.

[22]  Alvin M. Despain,et al.  Cache design trade-offs for power and performance optimization: a case study , 1995, ISLPED '95.

[23]  Michael A. Schuette,et al.  Embedded Systems Design For Low Energy Consumption , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[24]  Thomas D. Burd,et al.  Processor design for portable systems , 1996, J. VLSI Signal Process..

[25]  Stylianos Perissakis,et al.  The Energy Efficiency Of Iram Architectures , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.

[26]  Mark Horowitz,et al.  Energy dissipation in general purpose microprocessors , 1996, IEEE J. Solid State Circuits.

[27]  S. Kunii.  Means of realizing long battery life in portable PCs , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[28]  Mohamed I. Elmasry,et al.  Low-Power Digital VLSI Design: Circuits and Systems , 1995 .

[29]  R.S. Bajwa,et al.  Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[30]  P. Freet.  The SH microprocessor: 16-bit fixed length instruction set provides better power and die size , 1994, Proceedings of COMPCON '94.

[31]  Hector Sanchez,et al.  PowerPC 603, a microprocessor for portable computers , 1994, IEEE Design & Test of Computers.

[32]  Hugo De Man,et al.  Global Communication and Memory Optimizing Transformations for Low Power Systems , 1994 .

[33]  A. Chandrakasan,et al.  An efficient controller for variable supply-voltage low power processing , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[34]  Y.-H. Sutu,et al.  The design of a 55SPECint92 RISC processor under 2W , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[35]  B. Gunning,et al.  A CMOS low-voltage-swing transmission-line transceiver , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[36]  Majid Sarrafzadeh,et al.  Variable voltage scheduling , 1995, ISLPED '95.

[37]  Hiroto Yasuura,et al.  A Bit-Parallel Block-Parallel Functional Memory Type Parallel Processor Architecture (Special Issue on New Architecture LSIs) , 1993 .

[38]  Mark Horowitz,et al.  A low power switching power supply for self-clocked systems , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[39]  T. Ikeda.  ThinkPad low-power evolution , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[40]  Andrew Wolfe,et al.  Compilation techniques for low energy: an overview , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[41]  Chi-Ying Tsui,et al.  Low power architecture design and compilation techniques for high-performance processors , 1994, Proceedings of COMPCON '94.

[42]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[43]  S. K. Nandy,et al.  Wave pipelined architecture folding: a method to achieve low power and low area , 1995, Proceedings of the 8th International Conference on VLSI Design.

[44]  J. Lundberg,et al.  A 15- 150mhz, All-Digital Phase-Locked Loop with 50-Cycle Lock Time for High-Performance Low-Power Microprocessors , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[45]  Uming Ko,et al.  Energy optimization of multi-level processor cache architectures , 1995, ISLPED '95.